TL 14575 Dual OP AMP/Dual Comparator




GENERAL DESCRIPTION

The TL 14575 includes two internally compensated low power operational amplifiers plus two comparators in a single monolithic device.

Operating current may be programmed by choosing the value of an external resistor. This allows the TL 14575 to be used both in applications where high slew rates are demanded as well as in low power applications.

The TL 14575 is available in plastic and ceramic DIP, SOIC plastic package and in die form.



FEATURES

- Replaces MC 14575
- Single 3V to 15V Power Supply OR Dual ±1.5V to ±7.5V Power Supplies
- Wide input voltage range
- Common mode range 0 to V_{cc} 2 Vdc (single supply)
- Typical offset <5mV (TL 14575-1)

- Resistor programmable current/slew rate
- Choice of 10mV or 50mV maximum offset
- Internally compensated op amps
- High input impedance
- MIL-STD-883 screening available
- CMOS and TTL compatible

TL 14575

ABSOLUTE MAXIMUM RATINGS (Voltages referenced to V_{EE})

DC Supply Voltage, V _{CC}	Vdc to +18 Vdc
Input Voltage, All Inputs, V _{in} – 0.5 Vdc to	
DC Current Drain per Pin, I	10 mAdc
Operating Temperature Range, T _A (military)	
Operating Temperature Range, T _A (industrial)	
Operating Temperature Range, T _A (commercial)	0° C to $+70^{\circ}$ C
Storage Temperature Range, T _{stg}	·65°C to +150°C
Recommended Operating Supply Voltage Range, V _{CC} +3.0	Vdc to +15 Vdc

General Note: Absolute maximum ratings are those limits which, if exceeded, may cause damage to the device. Proper operation is not implied at these limits.

ELECTRICAL CHARACTERISTICS

OPERATIONAL AMPLIFIER ($V_{EE} = 0 \text{ V}, T_A = 25^{\circ}\text{C}$)

	V _{CC}					
PARAMETER		MIN	TYP	MAX	UNITS	CONDITIONS
Input Common Mode Voltage Range, V _{ICR}					Vdc	$I_{Set} = 200 \mu A$
	5.0	0		3.0		
	10 15	0		8.0 13		
Output Voltage Range, V _{OB}	1				Vdc	$I_{Set} = 50 \mu A$
The state of the s	5.0	1.05		4.0		I _{Set} = 50 μA R _L = 100 k
	10	1.05		9.0		
	15	1.05		14		
Input Offset Voltage, V _{IO} TL 14575	10		± 10	± 50	mVdc	I _{Set} = 50 μA
TL 14575	10		± 5.0	± 10		
Average Temperature Coefficient of Input Offset Voltage			20		μV/°C	
Input Bias Current, I _{IB}	10			1.0	nA	
Input Offset Current, I _{IO}	10			200	рA	
Open Loop Voltage Gain, A _{VOL}	10		90		dB	$I_{Set} = 50 \mu A$
Power Supply Rejection Ratio, PSRR			70		dB	
Common Mode Rejection Ratio, CMRR	10		80		dB	
Channel Separation	10		– 100		dB	
Slew Rate, SR	10		2.5		V/µs	$I_{Set} = 40 \mu A$
Phase Margin, øm	10		45		Degrees	
Supply Current, Per pair, I _{CC}			50		μΑ	$R_{Set} = 1 M\Omega$
	10		100			
	15 5		150	ļ		D 400 h
Supply Current, Per pair, I _{CC}			0.5 1.2		mA	R _{Set} = 100 k
	10 15		1.8			

ELECTRICAL CHARACTERISTICS

$\begin{cases} \textbf{COMPARATOR} (V_{EE} = 0 \ Vdc, T_A = 25^{\circ}C) \end{cases}$

PARAMÉTER		V _{CC} (Vdc)	MIN	TYP	MAX	UNITS	CONDITIONS
Input Common Mode Voltage	e Range, V _{ICR}	5.0 10 15	0 0 0		3.0 8.0 13	Vdc	I _{Set} = 200 μA
Output Voltage	Low Level, V _{OL}	5.0 10 15		0 0 0	0.05 0.05 0.05	Vdc	$I_{Set} = 50 \mu A$
	High Level, V _{OH}	5.0 10 15	4.95 9.95 14.95	5.0 10 15		Vdc	I _{Set} = 50 μA
Output Drive Current (Militar $(V_{OH} = 2.5 \text{ Vdc})$ $(V_{OH} = 4.6 \text{ Vdc})$ $(V_{OH} = 9.5 \text{ Vdc})$ $(V_{OH} = 13.5 \text{ Vdc})$	y) Source, I _{OH}	5.0 5.0 10 15	-2.4 -0.51 -1.3 -3.4	-4.2 -0.88 -2.25 -8.8		mAdc	I _{Set} = 50 μA
$(V_{OL} = 0.4 \text{ Vdc})$ $(V_{OL} = 0.5 \text{ Vdc})$ $(V_{OL} = 1.5 \text{ Vdc})$	Sink, I _{OL}	5.0 10 15	1.25 3.25 8.5	2.25 5.6 20		mAdc	I _{Set} = 50 μA
Output Drive Current (Commercial, Industrial) ($V_{OH} = 2.5 \text{ Vdc}$) ($V_{OH} = 4.6 \text{ Vdc}$) ($V_{OH} = 9.5 \text{ Vdc}$) ($V_{OH} = 13.5 \text{ Vdc}$)	Source, I _{OH}	5.0 5.0 10 15	-2.1 -0.44 -1.1 -3.0	-4.2 -0.88 -2.25 -8.8		mAdc	$I_{Set} = 50 \mu A$
$(V_{OL} = 0.4 \text{ Vdc})$ $(V_{OL} = 0.5 \text{ Vdc})$ $(V_{OL} = 1.5 \text{ Vdc})$	Sink, I _{OL}	5.0 10 15	1.2 2.6 7.5	2.25 5.6 20		mAdc	$I_{Set} = 50 \mu A$
Input Offset Voltage, V _{IO}	TL 14575 TL 14575-1	10 10			±50 ±10	mVdc	$I_{Set} = 50 \mu A$
Average Temperature Coefficient of Input Offset Voltage				20		μV/°C	
Input Bias Current, I _{IB}		10			1.0	nA	
Input Offset Current, I _{IO}		10			200	рA	
Open Loop Voltage Gain, A	/OL	10		96		dB	$I_{Set} = 50 \mu A$
Power Supply Rejection Ratio, PSRR		10		70		dB	
Common Mode Rejection Ratio, CMRR		10		80		dB	
Channel Separation		10		- 100		dB	
Output Rise Time, t_{TLH} and Fall Time, t_{THL}		10		100		ns	$I_{Set} = 50 \mu A$ $C_L = 50 pF$
Propagation Delay Time, 5mV Overdrive, t _d		10		1000		ns	$I_{Set} = 50 \mu A$ $C_L = 50 pF$
Supply Current—Per pair, I _{CC}		5 10 15		50 100 150		μА	$R_{Set} = 1 M\Omega$
Supply Current—Per pair, I _{CC}		5 10 15		0.45 1.0 1.5		mA	R _{Set} = 100 k

TL 14575

Dual OP AMP/Dual Comparator

The programming current I_{Set} is fixed by an external resistor R_{Set} connected between V_{EE} and either one or both of the I_{Set} pins (8 and 9). When two external programming resistors are used, the set currents for each op amp pair or comparator are given by:

$$I_{Set} (\mu A) \approx \frac{V_{CC} - V_{EE} - 1}{R_{Set} (M\Omega)}$$

Pins 8 and 9 may be tied together for use with a single programming resistor. The set currents for each op amp pair or comparator pair are then given by:

$$I_{\mathsf{SetA},\mathsf{B}} = I_{\mathsf{SetC},\mathsf{D}} (\mu \mathsf{A}) \approx \frac{\mathsf{V}_{\mathsf{CC}} - \mathsf{V}_{\mathsf{EE}} - 1}{2 \, \mathsf{R}_{\mathsf{Set}} (\mathsf{M}\Omega)}$$

If a pair of op amps or comparators are not used, the $I_{\rm Set}$ pin for that pair may be tied to $V_{\rm CC}$ for minimum power consumption.

It should be noted that increasing I_{Set} for comparators will decrease propagation delay for that comparator.


For operational amplifiers, the maximum obtainable output voltage (V_{OH}) for a given load resistor connected to V_{FF} is given by:

$$V_{OH} = (4 \times 10^{-3} I_{Set}) R_L - 0.05 v$$
, R_L in $k\Omega$ if $(4 \times 10^{-3} I_{Set}) R_1 < V_{DD}$, I_{Set} in μA


Typical op amp slew rates are given by:

$$S_R \approx 0.05~I_{Set}~(V/\mu s),~I_{Set}~in~\mu A$$

JUNE 1991



SCHEMATIC DIAGRAM, OPERATIONAL AMPLIFIER



SCHEMATIC DIAGRAM, COMPARATOR

Circuits presented are for illustration of typical applications and may not include all information necessary for construction. Information is believed to be correct. However, no responsibility is assumed by TLSI for any inaccuracies or omissions. No licenses or patent rights owned by TLSI or others are conveyed by the presentation of this information or by the sale of components specified. TLSI reserves the right to make changes at any time without notice. Copyright 1991 TLSI, Inc. All rights reserved.



PACKAGES



DUAL IN-LINE PACKAGES (DIP)

PLASTIC DIP	8 through 24 (300 mil); 24 through 48 (600 mil); 64 (900 mil)
CERAMIC DIP, SIDE BRAZED	8 through 24 (300 mil); 24 through 48 (600 mil); 64 (900 mil)
CERDIP	8 through 24 (300 mil); 24 through 48 (600 mil)

SURFACE MOUNT PACKAGES

SOIC	8 through 16 (150 mil); 16 through 28 (300 mil)
PLCC	20 through 84
QUAD FLAT PACK	44 through 208
BUMPERED QFP	100 and up
CHIP CARRIER (LCC)	18 through 68
CERAMIC QFP	44 through 160 (EIJ); 132 through 164 (JEDEC)
CERFLAT	14 through 28
CERQUAD	20 through 68

PIN GRID ARRAYS

PLASTIC PGA	28 through 244
PGA	28 through 244

This is a partial list; consult factory for availability of other packages. NOTE: Devices are available in anti-static tubes or trays, on tape & reel, or in die form.