


## CMOS 4-BIT MICROCONTROLLER

**TMP47P820F**

The 47P820 is the OTP microcontroller with 64kbits PROM. For program operation, the programming is achieved by using with EPROM programmer (TMM2764AD type) and adapter socket (BM1112). A.C./D.C characteristics are equivalent to Mask-programmed ROM device.

PART No.	ROM	RAM	PACKAGE
TMP47P820F	OTP 8192 × 8-bit	512 × 4-bit	QFP80

## PIN ASSIGNMENT (TOP VIEW)



**PIN FUNCTION**

The 47P820 has MCU mode and PROM mode.

## (1) MCU mode

The 47C820 and the 47P820 are pin compatible (TEST pin for out-going test, Be fixed to low level).

## (2) PROM mode

PIN NAME	Input/Output	FUNCTIONS	PIN NAME (MCU MODE)
A12 - A9			P10 - P13
A8 - A5	Input	Address inputs	P20 - P23
A4			R50
A3 - A0			R80 - R83
I7 - I4	I/O	Data inputs / outputs	R73 - R70
I3 - I0			K03 - K00
PGM		Program control input	R92
CE	Input	Chip Enable input	R91
OE		Output Enable input	R90
VPP		+ 12.5V / 5V (Program supply voltage)	TEST
VCC	Power supply	+ 5V	VDD
VSS		0V	VSS
SEG31 - SEG0	Output		
COM4 - COM1			
VLC	Power supply		
N.C.			
R53 - R51			
R63 - R60			
R43 - R42			
R41 - R40			
RESET	Input		
HOLD	Input		
XIN	Input		
XOUT	Output	Resonator connecting pins	

## OPERATIONAL DESCRIPTION

The following is an explanation of hardware configuration and operation in relation to the 47P820. The 47P820 is the same as the 47C620 / 820 except that an EPROM or OTP is used instead of a Mask ROM.

### 1. OPERATION MODE

The 47P820 has an MCU mode and a PROM mode.

#### 1.1 MCU mode

The MCU mode is set by fixing the TEST / VPP pin at the "L" level. Operation in the MCU mode is the same as for the 47C620 / 820, except that the TEST / VPP pin does not have pull-down resistor and cannot be used open.

##### 1.1.1 Program Memory

The program storage area is the same as for the 47C820. Data conversion tables must be set in two locations when using the 47P820 to check 47C620 operation.




Figure 1-1. Program area

##### 1.1.2 Data Memory

The 47P820 has two 256x4-bit data memory banks (DMB0, DMB1).

When using the 47P820 as a 47C620 evaluator, do not write data to address 80H and following, even though the DMB1 addresses are 00-FFH. There is no necessary to take into consideration a special function Shared area because one is built in DMB0.

##### 1.1.3 Input/Output Circuitry

###### (1) Control pins

This is the same as for the 47C620/820 except that there is no built-in pull-down resistance for the TEST pin.

###### (2) I/O Ports

The input/output circuit of the 47P820 is the same as I/O code GA of the 47C620/820.

External resistance, for example, is required when using as evaluator of other I/O codes (GB~GF) (Refer to Figure 1-3).




Figure 1-2. I/O code and external circuitry

## 1.2 PROM mode

The PROM mode is set by setting the **RESET**, **HOLD**, **K00** and **K01** pins to the "L" level. The PROM mode can be used as a general-purpose PROM writer for program writing and verification (A high-speed program mode is used set the ROM type the same as for the TMM2764AD).

An adapter socket (part No. BM1112) is available for connecting a PROM writer.




Figure 1-3. Setting for PROM mode

### 1.2.1 High Speed Programming Mode

The device is set up in the high speed programming mode when the programming voltage (12.5V) is applied to the V<sub>pp</sub> terminal with V<sub>cc</sub> = 6V and PGM = V<sub>IH4</sub>. The programming is achieved by applying a Single TTL low level 1 msec, pulse the PGM input after addresses and data are stable. Then the programmed data is verified by using program Verify Mode. If the programmed data is not correct, another program pulse of 1 msec is applied and then programmed data is verified. This should be repeated until the program operates correctly (max. 15 times). After correctly programming the selected address, one additional program pulse with pulse width 4 times that needed for programming is applied. When programming has been completed, the data in all addresses should be verified with V<sub>cc</sub> = V<sub>pp</sub> = 5V.




Figure 1-4. FLOW CHART

## ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS (V<sub>SS</sub> = 0V)

PARAMETER	SYMBOL	PINS	RATINGS	UNIT
Supply Voltage	V <sub>DD</sub>		- 0.3 to 7	V
Program Voltage	V <sub>PP</sub>		- 0.3 to 14.0	V
Supply Voltage (LCD drive)	V <sub>LC</sub>		- 0.3 to V <sub>DD</sub> + 0.3	V
Input Voltage	V <sub>IN</sub>		- 0.3 to V <sub>DD</sub> + 0.3	V
Output Voltage	V <sub>OUT1</sub>	Except sink open drain pin	- 0.3 to V <sub>DD</sub> + 0.3	mA
	V <sub>OUT2</sub>	Sink open drain pin	- 0.3 to 10	
Output Current (Per 1 pin)	I <sub>OUT1</sub>	Ports P1, P2	15	mA
	I <sub>OUT2</sub>	Ports R4 to R9	3.2	
Output Current (Total)	$\Sigma I_{OUT1}$	Ports P1, P2	60	mA
Power Dissipation [T <sub>opr</sub> = 70°C]	PD		600	mW
Soldering Temperature (time)	T <sub>sld</sub>		260 (10sec)	°C
Storage Temperature	T <sub>stg</sub>		- 55 to 125	°C
Operating Temperature	T <sub>opr</sub>		- 40 to 70	°C

RECOMMENDED OPERATING CONDITIONS (V<sub>SS</sub> = 0V, T<sub>opr</sub> = - 40 to 70°C)

PARAMETER	SYMBOL	PINS	CONDITIONS	Min.	Max.	UNIT
Supply Voltage	V <sub>DD</sub>		In the Normal mode	4.5	6.0	V
			In the SLOW mode	2.7		
			In the HOLD mode	2.0		
Input High Voltage	V <sub>IH1</sub>	Except Hysteresis Input	V <sub>DD</sub> ≥ 4.5V	V <sub>DD</sub> × 0.7	V <sub>DD</sub>	V
	V <sub>IH2</sub>	Hysteresis Input		V <sub>DD</sub> × 0.75		
	V <sub>IH3</sub>		V <sub>DD</sub> < 4.5V	V <sub>DD</sub> × 0.9		
Input Low Voltage	V <sub>IL1</sub>	Except Hysteresis Input	V <sub>DD</sub> ≥ 4.5V	0	V <sub>DD</sub> × 0.3	V
	V <sub>IL2</sub>	Hysteresis Input			V <sub>DD</sub> × 0.25	
	V <sub>IL3</sub>		V <sub>DD</sub> < 4.5V		V <sub>DD</sub> × 0.1	
Clock Frequency	f <sub>C</sub>	XIN, XOUT		0.4	6.0	MHz
	f <sub>S</sub>	XTIN, XTOUT		30.0	34.0	KHz

Note. Input Voltage V<sub>IH3</sub>, V<sub>IL3</sub> : in the SLOW and HOLD mode.

## D.C. CHARACTERISTICS

(V<sub>SS</sub> = 0V, T<sub>opr</sub> = -40 to 70°C)

PARAMETER	SYMBOL	PINS	CONDITIONS	Min.	Typ.	Max.	UNIT			
Hysteresis Voltage	V <sub>HYS</sub>	Hysteresis Input		—	0.7	—	V			
Input Current	I <sub>IN1</sub>	Port K0, TEST, RESET, HOLD	V <sub>DD</sub> = 5.5V, V <sub>IN</sub> = 5.5V / 0V	—	—	±2	μA			
	I <sub>IN2</sub>	Open drain R port								
Input Resistance	R <sub>IN2</sub>	RESET		100	220	450	KΩ			
Output Leakage Current	I <sub>OL</sub>	Open drain ports P, R	V <sub>DD</sub> = 5.5V, V <sub>OUT</sub> = 5.5V	—	—	2	μA			
Output Low Voltage	V <sub>OL2</sub>	Except XOUT XTOUT and ports P1, P2	V <sub>DD</sub> = 4.5V, I <sub>OL</sub> = 1.6mA	—	—	0.4	V			
Output Low Current	I <sub>OL1</sub>	Ports P1, P2	V <sub>DD</sub> = 4.5V, V <sub>OL</sub> = 1.0V	—	10	—	mA			
Segment Output Resistance	R <sub>OS</sub>	SEG pin	V <sub>DD</sub> = 5V, V <sub>DD</sub> - V <sub>LC</sub> = 3V	—	20	—	KΩ			
Common Output Resistance	R <sub>OC</sub>	COM pin								
Segment/Common Output Resistance	V <sub>O2/3</sub>	SEG / COM pin			3.8	4.0	4.2	V		
	V <sub>O1/2</sub>				3.3	3.5	3.7			
	V <sub>O1/3</sub>				2.8	3.0	3.2			
Supply Current (in the Normal mode)	I <sub>DD</sub>		V <sub>DD</sub> = 5.5V, f <sub>C</sub> = 4MHz	—	3	6	mA			
Supply Current (in the SLOW mode)	I <sub>DSS</sub>		V <sub>DD</sub> = 3.0V, f <sub>S</sub> = 32.768kHz	—	30	—	μA			
Supply Current (in the HOLD mode)	I <sub>DHH</sub>		V <sub>DD</sub> = 5.5V	—	0.5	10	μA			

Note 1. Typ. values show those at T<sub>opr</sub> = 25°C, V<sub>DD</sub> = 5V.Note 2. Input Current I<sub>IN1</sub>; The current through resistor is not included, when the input resistor (pull-up/pull-down) is contained.Note 3. Output Resistance R<sub>OS</sub>, R<sub>OC</sub>; Shows on-resistance at the level switching.Note 4. V<sub>O2/3</sub>; Shows 2/3 level output voltage, when the 1/4 or 1/3 duty LCD is used.V<sub>O1/2</sub>; Shows 1/2 level output voltage, when the 1/2 duty or static LCD is used.V<sub>O1/3</sub>; Shows 1/3 level output voltage, when the 1/4 or 1/3 duty LCD is used.Note 5. Supply Current I<sub>DD</sub>; V<sub>IN</sub> = 5.3V/0.2V

The K0 port is open when the input resistor is contained.

The voltage applied to the R port is within the valid range.

Note 6. Supply Current I<sub>DSS</sub>; V<sub>IN</sub> = 2.8V/0.2V. Only low frequency clock is only oscillated (connecting XTIN, XTOUT).

## A.C. CHARACTERISTICS


(V<sub>SS</sub> = 0V, V<sub>DD</sub> = 4.5 to 6.0V, T<sub>opr</sub> = -40 to 70°C)

PARAMETER	SYMBOL	CONDITIONS	Min.	Typ.	Max.	UNIT
Instruction Cycle Time	t <sub>cy</sub>	in the Normal mode	1.9	—	20	μs
		in the SLOW mode	235	—	267	μs
High Level Clock Pulse Width	t <sub>WCH</sub>	For external clock operation	80	—	—	ns
Low Level Clock Pulse Width	t <sub>WCL</sub>					
Shift data Hold Time	t <sub>SDH</sub>		0.5t <sub>cy</sub> - 300	—	—	ns
High Speed Timer/Counter input frequency	f <sub>HT</sub>		—	—	f <sub>c</sub>	MHz

Note. Shift data Hold time :

External circuit for SCK pin and SO pin

Serial port (completion of transmission)



## RECOMMENDED OSCILLATING CONDITIONS

(V<sub>SS</sub> = 0V, V<sub>DD</sub> = 4.5 to 6.0V, T<sub>opr</sub> = -40 to 70°C)


Recommended oscillating conditions of the 47P820 are equal to the 47C820's.

## D.C./A.C. CHARACTERISTICS

(V<sub>SS</sub> = 0V)


## (1) Read Operation

PARAMETER	SYMBOL	CONDITION	Min.	Typ.	Max.	UNIT
Output Level High Voltage	V <sub>OH4</sub>		V <sub>CC</sub> × 0.7	—	V <sub>CC</sub>	V
Output Level Low Voltage	V <sub>OL4</sub>		0	—	V <sub>CC</sub> × 0.1	V
Supply Voltage	V <sub>CC</sub>		4.75	—	6.0	V
Programming Voltage	V <sub>PP</sub>					
Address Access Time	t <sub>ACC</sub>	V <sub>CC</sub> = 5.0 ± 0.25V	0	—	350	ns











## (2) High Speed Programming Operation

PARAMETER	SYMBOL	CONDITION	Min.	Typ.	Max.	UNIT
Input High Voltage	$V_{IH4}$		$V_{CC} \times 0.7$	-	$V_{CC}$	V
Input Low Voltage	$V_{IL4}$		0	-	$V_{CC} \times 0.1$	V
Supply Voltage	$V_{CC}$		4.75	-	6.0	V
$V_{PP}$ Power Supply Voltage	$V_{PP}$		12.25	12.50	12.75	V
Programming Pulse Width	$t_{PW}$	$V_{CC} = 6.0 \pm 0.25V$	0.95	1.0	1.05	ms



## TYPICAL CHARACTERISTICS



Note. Be fixed low level at MCU mode because TEST pin does not built in pull-down resistor.