

CMOS 4-BIT MICROCONTROLLER

**TMP47C834N
TMP47C834F**


The 47C834 are based on the TLCS-470 CMOS series. The 47C834 have on-screen display circuit to display characters and marks which indicate channel or time on TV screen, A/D converter input, and D/A converter output.

PART No.	ROM	RAM	PACKAGE	OTP version
TMP47C834N	8192 × 8-bit	512 × 4-bit	SDIP42	* TMP47P834N
TMP47C834F			QFP44	* TMP47P834F


* : Under Development

FEATURES


- ◆ 4-bit single chip microcomputer
- ◆ Instruction execution time : $1.9\mu s$ (at 4.2 MHz)
- ◆ 92 basic instructions
- ◆ Table look-up instructions
- ◆ Subroutine nesting : 15 levels max.
- ◆ 6 interrupt sources (External : 2, Internal : 4)
All sources have independent latches each, and multiple interrupt control is available
- ◆ I/O port (30 pins)
 - Input 2 ports 5 pins
 - I/O 7 ports 25 pins
- ◆ Interval Timer
- ◆ Two 12-bit Timer/Counters
Timer, event counter, and pulse width measurement mode
- ◆ Watchdog timer
- ◆ Serial Interface with 8-bit buffer
 - Simultaneous transmission and reception capability
 - External/internal clock, leading/trailing edge shift, 4/8-bit
- ◆ On-screen display circuit
 - Character patterns : 62 characters
 - Characters displayed : 16 columns × 2 lines
 - Composition : 8 × 8 dots (smoothing function)
 - Size of character : 2 kinds (line by line)
 - Color of character : 7 kinds (character by character)
 - Variable display position : horizontal 64 / vertical 64 steps
 - Double scan mode switching function
- ◆ D/A converter (Pulse width modulation) outputs
 - 14-bit resolution 1 channel
 - 6-bit resolution 4 channels
- ◆ 3-bit A/D converter input
 - Auto frequency control signal (S-shaped curve) detection
- ◆ Pulse output (clock for PLL IC)
- ◆ Horizontal synchronous signal is detected by timer/counter
- ◆ Remote control signal preprocessing capability
- ◆ High current outputs
 - LED direct drive capability (typ. $20mA \times 4$ bits)
- ◆ HOLD function : Battery/Capacitor back-up
- ◆ Real Time Emulator : BM47C834B (Under development)



PIN ASSIGNMENT (TOP VIEW)



BLOCK DIAGRAM



PIN FUNCTION

PIN NAME	Input/Output	FUNCTIONS		
K03 - K00	input	4-bit input port		
R43 (PWM3) -R41 (PWM1)	I/O (output)	4-bit I/O port with latch. When used as input port or D/A converter outputs pins, the latch must be set to "1".	6-bit D/A converter (PWM) output 14-bit D/A converter (PWM) output	
R40 (PWM0)				
R53 - R51	I/O			
R50 (PWM4)	I/O (output)	6-bit D/A converter (PWM) output		
R63 - R60	I/O	4-bit I/O port with latch. When used as input port, the latch must be set to "1".		
R73 (PULSE)	I/O (output)	4-bit I/O port with latch.	PULSE output	
R72	I/O	When used as input port, watchdog timer output pin, or A/D converter input pin, the latch must be set to "1".	Watchdog timer output 3-bit A/D converter input	
R71 (WT0)	I/O (output)			
R70 (CIN)	I/O (input)			
R83 (T1)		4-bit I/O port with latch.		
R82 (INT1)		When used as input port, external interrupt input pin, or timer/counter external input pin, the latch must be set to "1".		
R81 (T2)				
R80 (INT2)				
R92 (SCK)	I/O (I/O)	3-bit I/O port with latch. When used as input port or serial port, the latch must be set to "1".	Serial clock I/O	
R91 (SO)	I/O (output)	When used as input port or serial port, the latch must be set to "1".	Serial data output	
R90 (SI)	I/O (input)		Serial data input	
G (RA1)		RGB output	2-bit I/O port with latch. When used as input port, the latch must be set to "1".	
R (RA0)	Output (I/O)			
B	Output			
Y (BL)	Output (output)	Focus signal output	Background blanking control signal output	
HD, VD	Input	Horizontal synchronous signal input, Vertical synchronous signal input		
OSC1, OSC2	input, output	Resonator connecting pin of on-screen display circuit		
XIN, XOUT	input, output	Resonator connecting pin. For inputting external clock, XIN is used and XOUT is opened.		
RESET	input	Reset signal input		
HOLD (KE0)	input (input)	HOLD request/release signal input	Sense input	
TEST	input	Test pin for out-going test. Be opened or fixed to low level.		
VDD		+5V		
VSS	Power supply	0V (GND)		

OPERATIONAL DESCRIPTION

Concerning the 47C834, the configuration and functions of hardwares are described.

As the description is provided with priority on those parts differing from the 47C434/634, the technical data sheets for the 47C434/634 and 47C660/860 shall also be referred to.

1. SYSTEM CONFIGURATION

- (1) Program Memory (ROM)
- (2) Data Memory (RAM)
- (3) I/O Ports
- (4) On-screen display (OSD) control circuit


2. INTERNAL CPU FUNCTION

2.1 Program Memory (ROM)


Programs are stored in address 0000 to 1FFF_H of 47C834. By the ROM data reference instruction [LDH A,@DC+, LDL A,@DC], the fixed data in address 1000_H to 1FFF_H can be loaded to the accumulator, respectively.

2.2 Data memory (RAM)

The 47C834 contains 256 × 4 bits data memory bank 0 (DMB0) and 256 × 4 bits data memory bank 1 (DMB1). The bank is controlled by DMB.



47C834



47C834 RAM Configuration

Figure 2-1. Program Memory

Figure 2-2. Data Memory (RAM)

3. PERIPHERAL HARDWARE FUNCTION

3.1 I/O Ports

The 47C834 have 9 I/O ports (30 pins) each as follows.

- (1) K0 : 4-bit input
- (2) R4, R5 : 4-bit input/output (shared with pulse width modulation output)
- (3) R6 : 4-bit input/output
- (4) R7 : 4-bit input/output (shared with comparator input and watchdog timer output and pulse output)
- (5) R8 : 4-bit input/output (shared with external interrupt input and timer/counter input)
- (6) R9 : 3-bit input/output (shared with serial port)
- (7) RA : 2-bit input/output (shared with on-screen display output)
- (8) KE : 1-bit sense input (shared with hold request / release signal input)

This section describes ports of (4), which are changed from the 47C434/634.

Table 3-1 lists the port address assignments and the I/O instructions that can access the ports.

(1) Port R7 (R73-R70)

The 4-bit I/O port with latch. When used as an input port, the latch should be set to "1". The latch is initialized to "1" during reset. R72 pins is I/O port usually.

Pin R70 (CIN) is shared with the digital input usual and the A/D converter (comparator) input for Auto Frequency Control signal detection. CIN input is comparator input and setting of 3-bit D/A convert for reference voltage are performed by the command register. R71 (WT_O), R73 (PULSE) pins are shared with the watchdog timer output and pulse output. R70, R71, R73 pins latch is initialized to "1" during reset, and they are able to use I/O port usually.




Figure 3-1. Port R7

Port address (*)	Port	Input (IP•)	Output (OP•)	I/O instruction							
				IN %p, A IN %p, @HL	OUT A, %p OUT @HL, %p	OUT #k, %p OUT @HL, %p	OUT @HI, OUTB@HI,	SET %p, b CLR %p, b	TEST %p, b TESTP %p, b	SET @L CLR @L	TEST @L
00_H	K0 input port		Tri-state (R4 port) control	—	—	—	—	—	—	—	—
01	—	—	—	—	—	—	—	—	—	—	—
02	—	—	—	—	—	—	—	—	—	—	—
03	R4 input port		—	—	—	—	—	—	—	—	—
04	R4 input port		R4 output port	—	—	—	—	—	—	—	—
05	R5 input port		R5 output port	—	—	—	—	—	—	—	—
06	R6 input port		R6 output port	—	—	—	—	—	—	—	—
07	R7 input port		R7 output port	—	—	—	—	—	—	—	—
08	R8 input port		R8 output port	—	—	—	—	—	—	—	—
09	R9 input port		R9 output port	—	—	—	—	—	—	—	—
0A	RA input port		RA output port	—	—	—	—	—	—	—	—
0B	—	—	PULSE output control	—	—	—	—	—	—	—	—
0C	Remote control count value register		OSC command selector	—	—	—	—	—	—	—	—
0D	status input (Note 2)		Remote control offset value register	—	—	—	—	—	—	—	—
0E	Serial receive buffer		Remote control single preprocess circuit control	—	—	—	—	—	—	—	—
0F	Serial transmit buffer		Serial transmit buffer	—	—	—	—	—	—	—	—
10_H	undefined		Hold operating mode control	—	—	—	—	—	—	—	—
11	undefined		A/D converter input control	—	—	—	—	—	—	—	—
12	undefined		Tri-state (R5 port) control	—	—	—	—	—	—	—	—
13	undefined		Watchdog timer control	—	—	—	—	—	—	—	—
14	undefined		PWM buffer selector	—	—	—	—	—	—	—	—
15	undefined		PWM data transfer buffer	—	—	—	—	—	—	—	—
16	undefined		Interval timer interrupt control	—	—	—	—	—	—	—	—
17	undefined		OSD control	—	—	—	—	—	—	—	—
18	undefined		Timer/counter 1 control	—	—	—	—	—	—	—	—
19	undefined		Timer/counter 2 control	—	—	—	—	—	—	—	—
1A	undefined		SIO control 1	—	—	—	—	—	—	—	—
1B	undefined		SIO control 2	—	—	—	—	—	—	—	—
1C	undefined		—	—	—	—	—	—	—	—	—
1D	undefined		—	—	—	—	—	—	—	—	—
1E	undefined		—	—	—	—	—	—	—	—	—
1F	undefined		—	—	—	—	—	—	—	—	—

200290

- Note 1: “—” means the reserved state. Unavailable for the user programs.
- Note 2: The status input of serial interface, clock generator, and HOLD (KEO) pin.

Table 3-1. Port Address Assignments and Available I/O Instructions

3.2 On-screen display (OSD) circuit

An on-screen display (OSD) circuit used to display characters and symbols is built into the TV screen.

A maximum of 32 characters, as 16 columns×2 lines, out of 62 character patterns can be displayed at a time.

3.2.1 OSD Circuit Function

- | | |
|---------------------------------------|---|
| ① Number of characters | 62 kinds |
| ② Number of characters displayed | 32 characters (16 columns x 2 lines) |
| ③ Composition of a character | 8 x 8 dots (with smoothing function) |
| ④ Size of character | 2 kinds (selectable line by line) |
| ⑤ Color of character | 7 kinds (selectable character by character) |
| ⑥ Display position variable | horizontal 64 steps, vertical 64 steps |
| ⑦ Double Scan mode switching function | |

Only the OSD functions (1) and (7), which are different from those of the 47C434/634, are explained here. Refer to the 47C434/634 technical data concerning all other OSD circuit functions, which are the same.

3.2.2 OSP Circuit Configuration




Figure 3-2. OSD Circuit

3.2.3 Character ROM

The 47C834 can display 62 different 8×8 dot characters (character ROM addresses $00_{\text{H}} - 3D_{\text{H}}$). Address $2F_{\text{H}}$ in the character ROM displays a blank, as with the 47C434/634, so set all ROM data to "0".

The first 48 characters of the 47C834 character ROM are the same as those of the 47C434/634; therefore, 47C434/634 programs can be used without change.




Figure 3-3. Character ROM Configuration


Note: Character ROM addresses $3EH$ and $3FH$ are used in shipping tests and cannot be specified.

3.2.4 Double Scan Mode Switching Function


The 47C834 has an Double scan mode switching function for selecting the interlace mode or the double scan (non-interlace) mode.

When the double scan mode is used, the number of scan lines on the screen is double that of the interlace mode; therefore, the \overline{HD} signal is single-stage divided so that the vertical display start position and character size will be the same as with the interlace mode.

In the double scan mode, the horizontal scan line cycle is one-half that of the interlace mode; therefore, it is necessary to increase the OSD oscillation frequency.



(a) Interlace Mode



(b) Double Scan Mode

Figure 3-4. Double Scan Mode

3.2.5 Double Scan Mode Control

Double scan mode switching is controlled by WHD of the command register OP0B. Setting WHD to "0" selects the double scan mode and setting WHD to "1" selects the interlace mode. The initial setting selects the interlace mode.




Figure 3-5. Double Scan Mode Command Register

3.3 Pulse Output Circuit

Pulse output circuit generates the pulse clock by dividing the clock frequency to R73 port. The pulse output is used for the basic clock for the PLL IC or peripheral ICs. The pulse output frequency can be set by accessing command register (OP0B). Command register is initialized to '11**' during reset. When R73 port is used as the pulse output, set R73 output latch to "1".




Figure 3-6. Pulse Output Circuit




Figure 3-7. Pulse Output Command Register

ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS (V_{SS} = 0V)

PARAMETER	SYMBOL	PINS	RATING	UNIT
Supply Voltage	V _{DD}		- 0.3 to 7	V
Input Voltage	V _{IN}		- 0.3 to V _{DD} + 0.3	V
Output Voltage	V _{OUT1}	Except sink open drain pin	- 0.3 to V _{DD} + 0.3	V
	V _{OUT2}	Sink open drain pin except R7 port	- 0.3 to 10	
Output Current (Per 1 pin)	I _{OUT1}	R6 port	30	mA
	I _{OUT2}	R7, R8, R9 port	3.2	
Output Current (Total)	Σ I _{OUT1}	R6 port	60	mA
Power Dissipation	PD		600	mW
Soldering Temperature (time)	T _{sld}		260 (10sec)	°C
Storage Temperature	T _{stg}		- 55 to 125	°C
Operating Temperature	T _{opr}		- 30 to 70	°C

RECOMMENDED OPERATING CONDITIONS (V_{SS} = 0V, T_{opr} = - 30 to 70°C)

PARAMETER	SYMBOL	PINS	CONDITION	Min.	Max.	UNIT
Supply Voltage	V _{DD}		in the Normal mode	4.5	6.0	V
			in the HOLD mode	2.0		
Input High Voltage	V _{IH1}	Except Hysteresis Input	V _{DD} ≥ 4.5V	V _{DD} × 0.7	V _{DD}	V
	V _{IH2}	Hysteresis Input		V _{DD} × 0.75		
	V _{IH3}		V _{DD} < 4.5V	V _{DD} × 0.9		
Input Low Voltage	V _{IL1}	Except Hysteresis Input	V _{DD} ≥ 4.5V	0	V _{DD} × 0.3	V
	V _{IL2}	Hysteresis Input			V _{DD} × 0.25	
	V _{IL3}		V _{DD} < 4.5V		V _{DD} × 0.1	
Clock Frequency	f _C			0.4	4.2	MHz
	f _{OSD}			-	6.0	

Note. Input Voltage V_{IH3}, V_{IL3}: in the HOLD mode.

D.C. CHARACTERISTICS (V_{SS} = 0V, T_{opr} = -30 to 70°C)

PARAMETER	SYMBOL	PINS	CONDITION	Min.	Typ.	Max.	UNIT
Hysteresis Voltage	V _{HS}	Hysteresis Input		—	0.7	—	V
Input Current	I _{IN1}	K0 port, TEST, RESET, HOLD	V _{DD} = 5.5V, V _{IN} = 5.5V / 0V	—	—	± 2	μA
	I _{IN2}	R port (open drain)					
Input Low Current	I _{IL}	R port (push-pull)	V _{DD} = 5.5V, V _{IN} = 0.4V	—	—	-2	mA
Input Resistance	R _{IN1}	K0 port with pull-up/pull-down		30	70	150	KΩ
	R _{IN2}	RESET		100	220	450	
Output leakage Current	I _{LO}	Tri-state R6, R8, R9 port (open drain)	V _{DD} = 5.5V, V _{OUT} = 5.5V	—	—	± 2	μA
Output High Voltage	V _{OH1}	R port (push-pull)	V _{DD} = 4.5V, I _{OH} = -200μA	2.4	—	—	V
	V _{OH2}	R port (tri-state), OSD output	V _{DD} = 4.5V, I _{OH} = -0.7mA	4.1	—	—	
Output Low Voltage	V _{OL1}	R7, R8, R9 port	V _{DD} = 4.5V, I _{OL} = 1.6mA	—	—	0.4	V
	V _{OL2}	R port (tri-state), OSD output	V _{DD} = 4.5V, I _{OL} = 0.7mA				
Output Low Current	I _{OL}	R6 port	V _{DD} = 4.5V, V _{OL} = 1.0V	—	20	—	mA
Supply Current (in the Normal mode)	I _{DD}		V _{DD} = 5.5V, f _C = 4MHz	—	3	6	mA
Supply Current (in the HOLD mode)	I _{DDH}		V _{DD} = 5.5V	—	0.5	10	μA

Note 1. Typ. values show those at T_{opr} = 25°C, V_{DD} = 5V.

Note 2. Input Current I_{IN1} : The current through resistor is not included, when the pull-up / pull-down resistor is contained.

Note 3. Supply Current : V_{IN} = 5.3 V / 0.2 V

The K0 port is open when the pull-up / pull-down resistor is contained.

The voltage applied to the R port is within the valid range V_{IL} or V_{IH}.

A / D CONVERTER CHARACTERISTICS



PARAMETER	SYMBOL	PINS	CONDITION	Min.	Typ.	Max.	UNIT
Analog Input Voltage	V _{AIN}	CIN		V _{SS}	—	V _{DD}	V
A / D Conversion Error	—			—	—	± 1/4	LSB

A.C. CHARACTERISTICS

 $(V_{SS} = 0V, V_{DD} = 4.5 \text{ to } 6.0V, T_{opr} = -30 \text{ to } 70^\circ\text{C})$

PARAMETER	SYMBOL	CONDITION	Min.	Typ.	Max.	UNIT
Instruction Cycle Time	t_{cy}		1.9	-	20	μs
High level Clock Pulse Width	t_{WCH}					
Low level Clock Pulse Width	t_{WCL}	For external clock operation	80	-	-	ns
Shift data Hold Time	t_{SDH}		$0.5t_{cy} - 300$	-	-	ns

Note. Shift data Hold Time

External circuit for \overline{SCK} pin and SO pin.

RECOMMENDED OSCILLATING CONDITIONS

 $(V_{SS} = 0V, V_{DD} = 4.5 \text{ to } 6.0V, T_{opr} = -30 \text{ to } 70^\circ\text{C})$

(1) 4MHz

Ceramic Resonator

CSA4.00MG

(MURATA)

 $C_{XIN} = C_{XOUT} = 30\text{pF}$

KBR-4.00MS


(KYOCERA)

 $C_{XIN} = C_{XOUT} = 30\text{pF}$

Crystal Oscillator

204B-6F 4.0000

(TOYOCOM)

 $C_{XIN} = C_{XOUT} = 20\text{pF}$ 

(2) 400KHz

Ceramic Resonator


CSB400B

(MURATA)

 $C_{XIN} = C_{XOUT} = 220\text{pF}$,

KBR-400B


(KYOCERA)

 $R_{XOUT} = 6.8\text{K}\Omega$ $C_{XIN} = C_{XOUT} = 100\text{pF}$, $R_{XOUT} = 10\text{K}\Omega$ 











(3) 6MHz (for OSD)

LC Resonator

TBKSES-30361FBY (TOUKOU)







TYPICAL CHARACTERISTICS



INPUT/OUTPUT CIRCUITRY














(1) Control Pins

Input/output circuitries of the 47C834 control pins are shown below.

CONTROL PIN	I/O	CIRCUITRY	REMARKS
XIN XOUT	Input Output	 <p>OSC. enable →</p> <p>R</p> <p>R_f</p> <p>R_o</p> <p>XIN XOUT</p>	Resonator connecting pins $R = 1\text{K}\Omega$ (typ.) $R_f = 1.5\text{M}\Omega$ (typ.) $R_o = 2\text{K}\Omega$ (typ.)
RESET	Input	 <p>R_{IN}</p> <p>R</p> <p>V_{DD}</p>	Hysteresis input Contained pull-up resistor $R_{IN} = 220\text{K}\Omega$ (typ.) $R = 1\text{K}\Omega$ (typ.)
HOLD (KE0)	Input (Input)	 <p>R</p>	Hysteresis input (Sense input) $R = 1\text{K}\Omega$ (typ.)
TEST	Input	 <p>R_{IN}</p> <p>R</p>	Contained pull-down resistor $R_{IN} = 70\text{K}\Omega$ (typ.) $R = 1\text{K}\Omega$ (typ.)
OSC1 OSC2	input Output	 <p>OSC1</p> <p>OSC2</p> <p>OSC. enable →</p> <p>R</p> <p>R_f</p> <p>R_o</p>	Oscillation terminals for OSD $R = 1\text{K}\Omega$ (typ.) $R_f = 1.5\text{M}\Omega$ (typ.) $R_o = 2\text{K}\Omega$ (typ.)
HD VD	Input	 <p>R</p>	Synchronous signal input Hysteresis input $R = 1\text{K}\Omega$ (typ.)

(2) I/O Ports

The input/output circuitries of the 47C834 I/O ports are shown below, any one of the circuitries (PB, PC, PF, PU) can be chosen by a code as a mask option.

PORT	I/O	INPUT/OUTPUT CIRCUITRY and CODE		REMARKS
K0	Input	PB 	PC, PF, PU 	Pull-up or pull-down resistor $R_{IN} = 70\text{ k}\Omega$ (typ.) $R = 1\text{ k}\Omega$ (typ.)
R4 R50	I/O	PB, PC 	PF, PU 	Tri-state or Sink open drain Initial "Hi-Z" $R = 1\text{ k}\Omega$ (typ.)
R51 R52 R53	I/O			Tri-state Initial "Hi-Z" $R = 1\text{ k}\Omega$ (typ.)
R6 R8 R9	I/O	R6 	R8, R9 	Sink open drain Initial "Hi-Z" Hysteresis input (R8, R9) $R = 1\text{ k}\Omega$ (typ.)
R7	I/O	R70 Initial "Hi-Z" 	R71~R73 Initial "High" 	Sink open drain and push-pull Comparator input (R70 pin) $R = 1\text{ k}\Omega$ (typ.)
R (RA0) G (RA1)	I/O	PB, PC, PF 	PU 	Tri-state Initial "Hi-Z" $R = 1\text{ k}\Omega$ (typ.)
B Y (BL)	Output			R, G : Side a B, Y : Side b