

CMOS 4-BIT MICROCONTROLLER

TMP47C855F


The 47C855A is a high speed and high performance 4-bit single chip microcomputer based on the TLC5-47 CMOS series. The 47C855F has LCD driver, DTMF generator and large-capacity RAM for repertory dial, which is suitable for application in telephones. The 47C855F has two oscillation circuits. It is possible to switch the operating mode ; high speed operation and low power consumption operation.

PART No.	ROM	RAM	PACKAGE	PIGGYBACK
TMP47C855F	8192×8-bit	1024×4-bit	QFP80	• TMP47C055G


* : Under development

FEATURES


- ◆ 4-bit single chip microcomputer
- ◆ Instruction execution time :
8.3μs (at 960KHz), 244μs (at 32.8KHz)
- ◆ Low voltage operation : 2.2V min.
- ◆ 92 basic instructions
- ◆ Table look-up instructions
- ◆ Subroutine nesting : 15 levels max.
- ◆ 6 interrupt sources (External : 2, Internal : 4)
All sources have independent latches each, and multiple interrupt control is available.
- ◆ I/O port (36 pins)
 - Input 2port 5pins
 - I/O 7ports 27pins
 - Output 1port 4pins
- ◆ Interval Timer (15 stage)
- ◆ Two 12-bit Timer/Counters
Timer, event counter, and pulse width measurement mode
- ◆ Watchdog Timer
- ◆ Serial Interface with 8-bit buffer
External/internal clock, and leading/trailing edge shift mode
- ◆ LCD driver (automatic display)
 - LCD direct drive (Max.16-digit display at 1/4 duty LCD)
 - 1/4, 1/3, 1/2 duties or static drive are programmably selectable.
- ◆ DTMF (Dual Tone Multi Frequency) output
 - DTMF output with one instruction
 - Single tone output function
- ◆ RAM for reparty dial : 1024×4 -bit max.
- ◆ BEEP output function
- ◆ Dual-clock operation
High-speed/Low-power-consumption operating mode
- ◆ Hold function
 - Battery/Capacitor back-up
 - Hold function controlled by K0 port



PIN ASSIGNMENT (TOP VIEW)



BLOCK DIAGRAM



PIN FUNCTION

PIN NAME	Input/Output	FUNCTIONS	
K03 - K00	Input	4-bit input port	
R33 (WTO)	I/O (Output)	4-bit I/O port with latch. When used as the input port, the latch must be set to "1".	Watchdog timer output
R32 - R30	I/O		
R43 - R40	I/O	4-bit I/O port with latch. When used as the input port, the latch must be set to one.	
R53 - R50			
R63 - R60			
R73 - R70			
R83 (T1)	I/O (Input)	4-bit I/O port with latch. When used as the input port, external interrupt input pin, or timer/counter input pin, the latch must be set to "1".	Timer/Counter 1 external input
R82 (INT1)			External interrupt 1 input
R81 (T2)			Timer/Counter 2 external input
R80 (INT2)			External interrupt 2 input
R92 (SCK)	I/O (I/O)	3-bit I/O port with latch.	Serial clock I/O
R91 (SO)	I/O (Output)	When used as the input port or serial port, the latch must be set to "1".	Serial data output
R90 (SI)	I/O (Input)		Serial data input
P141	Output	2-bit I/O port with latch	
P140 (BEEP)	Output (Output)		BEEP output
SEG31 - SEG0	Output	LCD Segment driver output	
COM4 - COM1		LCD Common driver output	
TONE	Output	Tone output	
XIN	Input	Resonator connecting pins (High-frequency).	
XOUT	Output		
XTIN (P142)	Input	Resonator connecting pins (Low-frequency).	
XTOUT (P143)	Output		
RESET	Input	Reset signal input	
HOLD (KE0)	Input	Hold request/release signal input.	Sense input
TEST	Input	Test pin for shipping test. Be opened or fixed to low level.	
VDD	Power Supply	+ 2.2V to 6.0V	
VSS		0V (GND)	
VLC		LCD drive power supply	

OPERATIONAL DESCRIPTION

Concerning the 47C855, the configuration and functions of hardwares are described. As the description has been provided with priority on those parts differing from the 47C860, the technical data sheets for the 47C860 shall also be referred to.

1. SYSTEM CONFIGURATION

- (1) Data Memory
- (2) I/O port
- (3) System Clock Controller
- (4) LCD Driver
- (5) DTMF Generator
- (6) BEEP Output Circuit
- (7) Hold Controller

2. INTERNAL CPU FUNCTION

2.1 Data Memory

The 47C855 data memory consists of a 1024×4 -bit RAM. First 512×4 -bit is the same as the data memory built into the 47C860, so refer to the technical data sheets for the 47C860 for an explanation of the operation. Extended 512×4 -bit RAM is mainly used for storing repertory dialing data and is controlled by the RAM address register, RAM data buffer register and TONE/RAM command register.





Figure 2-1. RAM. Block Diagram

(1) RAM Address Register


The RAM address register is a 9-bit register to specify addresses for the RAM data memory. The upper 1 bit is accessed with port address OP12, the next 4 bits are accessed with the port address OP0B/IP0B and the lower 4 bits are accessed with port address OP0A/IP0A.

These registers are initialized to "0" during reset.

(Port address OP12)



(Port address OP0B / IP0B)



(Port address OP0A / IP0A)




Figure 2-2. RAM Address Register

(2) RAM Data Buffer Register

The RAM data buffer register is a 4-bit buffer register to read or write RAM data. When writing data to RAM, it is accessed as port address OP0C. Port address IP0C is used for access when reading data from RAM.

(Port address OP0C / IP0C)




Figure 2-3. Data Buffer Register

(3) RAM Command Register

The RAM command register (OP0D/IP0D) controls the reading or writing data, and whether RAM is to be accessed or put in stand-by mode. This register is accessed as the port address OP0D/IP0D. The RAM command register is also used as the TONE command register.

(Port address OP0D / IP0D)



Controls RAM

*0: Stand-by mode
01: Read mode
11: Write mode

Note 1. *: don't care

Note 2. "1" is always read out when the STE bit is read.

Figure 2-4. RAM Command Register

2.1.1 Access for RAM

To write data to RAM, load the address into the RAM address register and the data into the RAM data buffer register (OP0C), then put the RAM command register in the write mode. The data will be written to the specified RAM address by this operation.

The data are latched in the RAM data buffer register, therefore, RAM data buffer register operation is not necessary when the same data are written continuously.

To read data from RAM, set the RAM command register to the read mode and load the address into the RAM address register, then read the data via RAM data buffer register (IP0C). Data are not latched in the RAM data buffer register.

Example 1 : To write data "9" to address 182_H and data "7" to address 15A_H in RAM.

```
LD      A, #1                      ; Sets data "182H" to RAM address register.
OUT     A, %OP12
OUT     #8, %OP0B
OUT     #2, %OP0A
OUT     #9, %OP0C                  ; Writes data "9" to RAM data buffer register.
OUT     #0011B, %OP0D              ; Sets RAM to write mode.
OUT     #0010B, %OP0D              ; Sets RAM to stand-by mode.
OUT     #5, %OP0B                  ; Sets data "15AH" to RAM address register.
OUT     #0AH, %OP0A
OUT     #7, %OP0C                  ; Writes data "7" to RAM data buffer register.
OUT     #0011B, %OP0D              ; Sets RAM to write mode.
OUT     #0010B, %OP0D              ; Sets RAM to stand-by mode.
```

Example 2 : To write data "0" to address 120_H through 127_H in RAM.

```
OUT     #0, %OP0C                  ; Writes data "0" to RAM data buffer register.
LD      A, #0                      ; Sets data "120H" to RAM address register.
OUT     #1, %OP12
OUT     #2, %OP0B
OUT     A, %OP0A
OUT     #0011B, %OP0D              ; Sets RAM to write mode.
SLOOP : CMPR      A, #7              ; Increases address register.
TESTP   ZF
B        SWEND
INC      A
OUT     A, %OP0A
BR       SLOOP
SWEND : OUT     #0010B, %OP0D        ; Sets RAM to stand-by mode.
```

Example 3 : To read data from address 0B1_H in RAM and store to Accumulator.

```
OUT     #0001B, %OP0D              ; Sets RAM to read mode.
LD      A, #0                      ; Sets data "0B1H" to RAM address register
OUT     A, %OP12
OUT     #0BH, %OP0B
OUT     #1, %OP0A
IN       %IP0C, A                  ; Reads data from RAM and stores to
                                   Accumulator.
```

3. PERIPHERAL HARDWARE FUNCTION

3.1 I/O Ports

The 47C855 has 10 ports (34 pins) each as follows :

- ① K0 ; 4-bit input (shared with hold request / release signal input)
- ② R3 ; 4-bit input/output
- ③ R4, R5, R6, R7 ; 4-bit input/output
- ④ R8 ; 4-bit input/output (shared with external interrupt input and timer/counter input)
- ⑤ R9 ; 3-bit input/output (shared with serial port)
- ⑥ P14 ; 4-bit output (P140 is shared with BEEP output)
- ⑦ KE ; 1-bit sense input (shared with hold request/release signal input)

The port K0, K3 and P14 of the 47C855 differ from those of the 47C860. The 47C855 does not have the port P1 and P2.

Table 3-1 lists the port address assignments and the I/O instructions that can access the ports.

(1) Port K0 (K03-K00)

The 4-bit input port with pull-up resistors, shared with hold request/release signal input.




Figure 3-1. Port K0

(2) Port R3 (R33-R30)

The 4-bit I/O port with latch. When used as input port, the latch must be set to "1". The latch is initialized to "1" during reset.




Figure 3-2. Port R3

(3) Port P14 (P141-P140)

The 4-bit output port with latch. The latch is initialized to "1" during reset. The pin P140 is shared with the BEEP output and the low-frequency resonator connection pins (XTIN, XTOUT).

When used as the BEEP output, the latch must be set to "1".




Figure 3-3. Port P14

Port address (**)	Port		Input/Output instruction					
	Input (IP+)	Output (OP+)	IN %p, A IN %p, @HL	OUT A, %p OUT @HL, %p	OUT #k, %p	OUTB @HL	SET %p, b CLR %p, b TEST %p, b	SET @L CLR @L TEST @L
00H	K0 Input port	—	○	—	—	○ (note2)	—	—
01	ROW register	ROW register	○	○	○	○	○	—
02	COLUMN register	COLUMN register	○	○	○	○	○	—
03	R3 Input port	R3 Output port	○	○	○	○	○	○
04	R4 Input port	R4 Output port	○	○	○	○	○	○
05	R5 Input port	R5 Output port	○	○	○	○	○	○
06	R6 Input port	R6 Output port	○	○	○	○	○	○
07	R7 Input port	R7 Output port	○	○	○	○	○	○
08	R8 Input port	R8 Output port	○	○	○	○	○	○
09	R9 Input port	R9 Output port	○	○	○	○	○	○
0A	RAM2 address register	RAM2 address register	○	○	○	○	○	○
0B	RAM2 address register	RAM2 address register	○	○	○	○	○	○
0C	RAM2 data buffer register	RAM2 data buffer register	○	○	○	○	○	○
0D	RAM2 command register	RAM2 command register	○	○	○	○	○	○
0E	Status register	—	○	○	○	○	○	○
0F	Serial transfer buffer	Serial transfer buffer	○	○	○	○	○	○
10H	Undefined	Hold operating mode control	—	○	—	—	—	—
11	Undefined	—	—	—	—	—	—	—
12	Undefined	RAM2 address register	—	○	—	—	—	—
13	Undefined	BEEP output control	—	○	—	—	—	—
14	Undefined	P14 Output port	—	○	—	—	—	—
15	Undefined	Watchdog Timer control	—	—	—	—	—	—
16	Undefined	System clock control	—	—	—	—	—	—
17	Undefined	HCS, DCC	—	—	—	—	—	—
18	Undefined	Interval Timer interrupt control	—	○	—	—	—	—
19	Undefined	—	—	—	—	—	—	—
1A	Undefined	LCD driver control	—	—	—	—	—	—
1B	Undefined	Timer/Counter 1 control	—	○	—	—	—	—
1C	Undefined	Timer/Counter 2 control	—	○	—	—	—	—
1D	Undefined	Serial interface control	—	○	—	—	—	—
1E	Undefined	Serial interface control	—	○	—	—	—	—
1F	Undefined	Serial interface control	—	○	—	—	—	—

Note 1. "—" means the reserved state. Unavailable for the user program.

Note 2. The 5-bit to 8-bit data conversion instruction [OUT @HL], automatic access to ROW register and COLUMN register.

Table 3-1. Port Address Assignments and Available I/O Instructions

3.2 System Clock Controller




Figure 3-4. System Clock Controller

3.2.1 System Clock Control

The system clock controller starts or stops the high-frequency and low-frequency clock oscillator and switches between the basic clocks. The operating mode is generally divided into the single-clock mode and the dual-clock mode, which are controlled by command. Figure 3-5 shows the operating mode transition diagram.




Figure 3-5. Operating Mode Transition Diagram

3.3 LCD Driver

The 47C855 has circuit that directly drives the Liquid Crystal Display (LCD) and its control circuit. The 47C855 has the following connecting pins with:

- ① Segment output 32 pins (SEG31 - SEG1)
- ② Common output 4 pins (COM4 - COM1)

In addition, VLC pin is provided as the drive power pin.

The devices that can be directly driven is selectable from LCD devices of following drive methods :

- ① 1/4 duty (1/3 bias) LCD Max.128 segments (8 segments x 16 digits)
- ② 1/3 duty (1/3 bias) LCD Max.96 segments (8 segments x 12 digits)
- ③ 1/2 duty (1/2 bias) LCD Max.64 segments (8 segments x 8 digits)
- ④ Static LCD Max.32 segments (8 segments x 4 digits)

3.3.1 Circuit Configuration

Figure 3-11 shows the configuration of the LCD driver.




Figure 3-11. Configuration of LCD Driver

3.3.2 Control of LCD Driver

The LCD driver is controlled by the command register (OP1B).





Figure 3-12. LCD Driver Control Command Register

(1) Driving methods of LCD

4 kinds of driving methods can be selected by DTY (bits 1 and 0 of command register).

Figure 3-13 shows driving waveforms for LCD.



Note.: f_f ; Frame frequency V_{LCD} ; LCD drive voltage (= $V_{DD}-V_{LC}$)

Figure 3-13. Driving Waveform for LCD (Voltage between COM-SEG)

(2) Frame frequency

The frame frequency is set according to the driving method and base frequency as shown in Table 3-4. The base frequency is given by the Interval Timer.

Base Frequency [Hz]	Driving Method	Frame Frequency [Hz]			
		1/4 duty	1/3 duty	1/2 duty	static
$\frac{f_c}{2^{13}}$		$\frac{f_c}{2^{13}}$	$\frac{4}{3} \cdot \frac{f_c}{2^{13}}$	$\frac{4}{2} \cdot \frac{f_c}{2^{13}}$	$\frac{f_c}{2^{13}}$
At $f_c = 960\text{KHz}$		117	156	234	117
At $f_c = 480\text{KHz}$		59	78	117	59
$\frac{f_s}{2^8}$		$\frac{f_s}{2^8}$	$\frac{4}{3} \cdot \frac{f_s}{2^8}$	$\frac{4}{2} \cdot \frac{f_s}{2^8}$	$\frac{f_s}{2^8}$
At $f_s = 32.768\text{KHz}$		128	170	256	128

f_c ; High-frequency clock [Hz]

f_s ; Low-frequency clock [Hz]

Table 3-4. Frame Frequency Setting

(3) LCD drive voltage

The LCD drive voltage (V_{LCD}) is obtained from the difference in potential ($V_{DD}-V_{LC}$) between pins VDD and VLC. Thus, when the CPU operating voltage and LCD drive voltage are the same, the VLC pin is connected to the VSS pin.

The LCD light only when the difference in potential between the segment output and common output is $\pm V_{LCD}$, and turn off at all other times.

During reset, the power switch of the LCD driver is turned off automatically, shutting off the VLC voltage. Both the segment output and common output become V_{DD} level at this time and the LCD turn off.

The power switch is turned on to supply VLC voltage to the LCD driver by setting EDSP (bits 2 and 3 of the command register) to "11_b". After that, the power switch will not turn off even during blanking (setting EDSP to "01_b") and the VLC voltage continues to flow.

3.3.3 LCD Display Operation

(1) Display data setting

Display data are stored to the display data area (Max. 32 words) in the data memory.

The display data stored to the display data area are read automatically and sent to the LCD driver by the hardware.

The LCD driver generates the segment signals and common signals in accordance with the display data and drive method. Thus, display patterns can be changed by merely overwriting the contents of the display data area with a program. The table look-up instruction is mainly used for this overwriting.

Figure 3-14 shows the correspondence between the display data area and the SEG/COM pins. The LCD light when the display data is "1" and turn off when "0".

The number of segment which can be driven differs depending on the LCD drive method; therefore, the number of display data area bits used to store the data also differs (Refer to Table 3-5). Consequently, data memory not used to store display data and data memory for which the addresses are not connected to LCD can be used to store ordinary user's processing data.




Figure 3-14. Display Data Area and SEG/COM

Driving Method	Bit 3	Bit 2	Bit 1	Bit 0
1 / 4 duty	COM4	COM3	COM2	COM1
1 / 3 duty	—	COM3	COM2	COM1
1 / 2 duty	—	—	COM2	COM1
Static	—	—	—	COM1

Note. — : This bit is not used for display data.

Table 3-5. Driving Method and Bit for Display Data

(2) Blanking

Blanking is applied by setting EDSP to "01_b" and turns off the LCD by outputting the non light operation level to the COM pin. The SEG pin continuously outputs the signal level in accordance with the display data and drive method.

At static drive, no voltage is applied between the COM and SEG pins when the LCD is turned off by data (display data cleared to "0"), but the COM pin output becomes constant at the $V_{LCD}/2$ level when turning off the LCD by blanking, so the COM and SEG pins are then driven by $V_{LCD}/2$.

3.3.4 Control Method of LCD Driver

(1) Initial Setting

Flow chart of initial setting is shown in Figure 3-14.

Example : Driving of 1 / 4 duty LCD

LD A, #0000B ; Sets 1/4 duty drive

OUT A, %OP1B

⋮

⋮ ; Initializes display data area

⋮

LD A, #1100B ; Enable display (Release of blanking)

OUT A, %OP1B

⋮




Figure 3-15. Initial Setting of LCD Driver

(2) Display Data

Normally, display data are kept permanently in the program memory and are then stored to the display data area by the table look-up instruction. This can be explained using numerical display with 1/4 duty LCD as an example. The COM and SEG connections to the LCD are the same as those shown in Figure 3-15 and the display data are as shown in Table 3-6.

Programming example for displaying numerals corresponding to BCD data stored at address 10_H in the data memory is shown below. The display data area is at addresses 20_H and 21_H.

```
LD      HL, #0FCH          ; Sets the data counter
LD      A, 10H
ST      A, @HL+
ST      #DTBL/16, @HL+
ST      #DTBL/256, @HL+
LD      HL, #20H          ; Stores display data
LDL     A, @DC
ST      A, @HL+
LDH     A, @DC+
ST      A, @HL+
:
```

```
DTBL : DATA      1101111B, 00000110B, 11100011B, 10100111B, 00110110B,
                  10110101B, 11110101B, 00010111B, 11110111B, 10110111B
```

Numeral	Display	Display data		Numeral	Display	Display data	
		Upper	Lower			Upper	Lower
0	0.	1101	1111	5	5	1011	0101
1	1	0000	0110	6	6	1111	0101
2	2	1110	0011	7	7	0001	0111
3	3	1010	0111	8	8	1111	0111
4	4	0011	0110	9	9	1011	0111

Table 3-6. Example of Display Data (1/4 Duty)

Table 3-7 shows the same numerical display used in Table 3-6, but using 1/2 duty LCD. The connections of the COM and SEG pins to the LCD are the same as those shown in Figure 3-18.

Programming example for displaying numerals corresponding to BCD data stored at address 10_H in the data memory is shown below. The display data area is at addresses 20 through 23_H.

```
LD    HL, 0FCH          ; Sets the data counter
LD    A, 10H
ST    A, @HL+
ST    #DTBL/16, @HL+
ST    #DTBL/256, @HL+
LD    HL, #20H          ; Stores display data
LDL   A, @DC
ST    A, @HL+
RORC  A
RORC  A
ST    A, @HL+
LDH   A, @DC+
ST    A, @HL+
RORC  A
RORC  A
ST    A, @HL+
:
DTBL : DATA 01110111B, 00100010B, 10010111B, 10100111B, 11100010B,
             11100101B, 11110101B, 0110C011B, 11110111B, 11100111B
```

Num eral	Display data				Num eral	Display data			
	Upper		Lower			Upper		Lower	
0	**01	**11	**01	**11	5	**11	**10	**01	**01
1	**00	**10	**00	**10	6	**11	**11	**01	**01
2	**10	**10	**01	**11	7	**01	**10	**00	**11
3	**10	**01	**01	**11	8	**11	**11	**01	**11
4	**11	**10	**00	**10	9	**11	**10	**01	**11

Note. *: don't care

Table 3-7. Example of Display Data (1/2 Duty)

(3) Driving Example




Figure 3-16. 1/4 Duty (1/3 Bias) Drive

Figure 3-17. 1/3 Duty (1/3 Bias) Drive




Figure 3-19. Static Drive

Figure 3-18. 1/2 Duty (1/2 Bias) Drive

3.4 DTMF Generator

The 47C855 has a DTMF (Dual Tone Multi Frequency) generator which generates dialing signals for tone dialing type telephones. There are two groups of tone dial signals, one group of 4 sine wave low frequencies and another group of 4 sine wave high frequencies. All of these frequencies can be selected individually and combined with a frequency from the other group for a total of 16 different DTMF composite waves.

3.4.1 Selection of Input Clock for DTMF Generator

DTMF fenerator of the 47C855 is based on 480KHz clock. Therefore, when high-frequency clock is 960KHz, $f_c/2$ must be applied to DTMF generator. And, when f_c is 480KHz, f_c must f_c applied to one. DTMF input clock control command register controls switching of input clock for DTMF generator. This command register must be set at the beginning of program. This command register is initialized to "0" during reset.

DTMF input clock control command register (Port address OP17)




Figure 3-20. DTMF Input Clock Control Command Register

3.4.2 Configuration of DTMF Generator

Figure 3-21 shows configuration of the DTMF generator. The 47C855 generates two stepped, quasi sine waves for tone dial signals which can be combined and output. The high or low group of frequencies is selected by setting frequency selection codes into the ROW and COLUMN registers.




Figure 3-21. Configuration of DTMF Generator

3.4.3 Control of DTMF Generator

Tone output is controlled by ROW register (OP01/IP01) and COLUMN register (OP02/IP02). And single tone is controlled by TQNE command register (OP0D/IP0D). ROW register, COLUMN register and TONE command register are initialized to "0" during reset.




Figure 3-22. TONE command register




Figure 3-23. ROW, COLUMN Register

Tones are outputted by loading the frequency selection codes shown in Figure 3-23 into the ROW and COLUMN registers. In the enable mode of single tone output and either ROW or COLUMN register is disabled, another register remains to be enabled, and so single tone can be outputted, by loading an ineffective code into the register. When both the registers are enabled, dual tone can be outputted. In the disable mode of single tone output, effective codes are loaded into both ROW and COLUMN registers and then dual tone can be outputted. At this time, an ineffective code is loaded into ROW or COLUMN register and then the 47C855 has no tone output signal.

The [OUTB @HL] instruction can set 8-bit data into both registers (the upper 4 bits of the ROM data go to the COLUMN register and the lower 4 bits go to the ROW register) at the same time, and DTMF signal is outputted without single tone output.

Example 1 : To output 1481.5Hz single tone

```
OUT    #8,%OP0D ; Sets the enable mode of single tone output.
OUT    #0,%OP01 ; Sets an ineffective code into ROW register.
OUT    #4,%OP02 ; Sets data "4" into COLUMN register
```

Example 2 : 8 bits data corresponding to the 5 bits of data linking the content of carry flag and the contents of data memory RAM1 address 90H are read from the ROM, frequency selection codes are loaded into ROW and COLUMN registers, and dual tone is outputted.

```
LD     HL,#90H ; HL←90H (Sets the address of the data memory)
OUTB   @HL    ; Sets the ROM data into the ROW and COLUMN register.
```

Table 3-8 shows the corresponding frequency selection codes of the ROW and COLUMN registers for the telephone dial keys. Table 3-9 shows the deviation between the 47C855 tone output frequency and standard frequency.

		COLUMN register (OP02 / IP02)		
		0001 (1209)	0010 (1336)	0100 (1477)
ROW register (OP01/IP01)	0001 (697)	1	2	3
	0010 (770)	4	5	6
	0100 (852)	7	8	9
	1000 (941)	*	0	#
		Standard telephone dial key		

Contents of () are standard frequencies, unit : Hz

Table 3-8. Corresponding frequency selection codes of the ROW and COLUMN registers for the telephone dial keys

ROW Tone							
Frequency selection code				Tone output frequency [Hz]	Standard frequency [Hz]	Deviation [%]	
3	2	1	0				
0	0	0	1	697.7	697	+ 0.10	
0	0	1	0	769.2	770	- 0.10	
0	1	0	0	857.1	852	+ 0.60	
1	0	0	0	937.5	941	- 0.37	

COLUMN Tone							
Frequency selection code				Tone output frequency [Hz]	Standard frequency [Hz]	Deviation [%]	
3	2	1	0				
0	0	0	1	1212.1	1209	+ 0.26	
0	0	1	0	1333.3	1336	- 0.20	
0	1	0	0	1481.5	1477	+ 0.30	
1	0	0	0	1621.6	1633	- 0.70	

Table 3-9. Tone output frequencies and Deviation from standard

3.4.4 Test Mode for Tone Output

The 47C855 includes a test mode for checking tone output waveforms. Tones can be outputted by the circuit shown in Figure 3-24. ROW data are inputted from the port R6 and COLUMN data are inputted from the port R3, and any desired single or dual tones can be outputted by setting the frequency selection codes shown in Figure 3-23. Figure 3-25 shows a single tone waveform and Figure 3-26 shows a dual tone waveform.




Figure 3-24. Tone test circuit




Figure 3-25. Single tone waveform




Figure 3-26. Dual tone waveform

3.5 BEEP Output Circuit

BEEP output circuit generates square wave in the audible frequency range. This circuit can drive the key input confirmation tone generator circuit for telephone applications.

BEEP output is from the P140 (BEEP) pin. This pin is for both P140 output and BEEP output. Set the P140 output latch to "1" for BEEP output.

3.5.1 BEEP Output Circuit Configuration

Figure 3-27 shows the BEEP output circuit configuration. The clock pulse of BEEP output circuit is supplied by an interval timer. BEEP output is controlled by frequency selection and output enable/disable setting.




Figure 3-27. BEEP Output Circuit Configuration and Timing Chart

3.5.2 Control of BEEP Output

BEEP output is controlled by the command register (OP13).

BEEP Output Control command register (Port address OP13)




Figure 3-28. BEEP Output Control Command Register

4. POWER SAVING FUNCTION

The 47C855 provides the HOLD operating mode and the SLOW operating mode to implement the low-power-consuming operations.

4.1 HOLD Operating Mode

The HOLD feature stops the system and holds the system's internal states active before stop with a low power. The HOLD operation is controlled by the command register (OP10) and the $\overline{\text{HOLD}}$ pin and KO port inputs. The $\overline{\text{HOLD}}$ pin and KO port inputs state can be known by the status registers (IP0E and IP10). The $\overline{\text{HOLD}}$ pin is shared by the $\overline{\text{KE0}}$ pin.

4.1.1 HOLD Operation control circuit

Configuration of HOLD operation circuit is shown in Figure 4-1.




Figure 4-1. Configuration of HOLD control circuit

The 47C855 has a $\overline{\text{HOLD}}$ pin and KO port as HOLD control input. Therefore, in the case of using KO port for key inputs, the HOLD operation can be released by key inputs. HOLD control by KO port input can be inhibited by HOLD control input select command register. (bit 1 of QP17)

HOLD control input select command register (Port address QP17)




Figure 4-2. HOLD control input select command register

ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS

(V_{SS} = 0V)

PARAMETER	SYMBOL	PINS	RATING	UNIT
Supply Voltage	V _{DD}		- 0.3 to 7	V
Supply Voltage (LCD drive)	V _{LC}		- 0.3 to V _{DD} + 0.3	V
Input Voltage	V _{IN}		- 0.3 to V _{DD} + 0.3	V
Output Voltage	V _{OUT1}	Except sink open drain pin	- 0.3 to V _{DD} + 0.3	V
	V _{OUT2}	Sink open drain pin	- 0.3 to 10	
Output Current (per 1 pin)	I _{OUT}		3.2	mA
Power Dissipation [T _{opr} = 60°C]	PD		600	mW
Soldering Temperature (time)	T _{sld}		260 (10sec)	°C
Storage Temperature	T _{stg}		- 55 to 125	°C
Operating Temperature	T _{opr}		- 30~60	°C

RECOMMENDED OPERATING CONDITIONS

(V_{SS} = 0V, T_{opr} = - 30 to 60°C)

PARAMETER	SYMBOL	PINS	CONDITIONS	Min.	Max.	UNIT
Supply Voltage	V _{DD}		In the Normal mode	2.2	6.0	V
			In the SLOW mode	2.7		
			In the Hold mode	2.0		
Input High Voltage	V _{IH1}	Except Hysteresis Input	V _{DD} ≥ 4.5V	V _{DD} × 0.7	V _{DD}	V
	V _{IH2}	Hysteresis Input		V _{DD} × 0.75		
	V _{IH3}		V _{DD} < 4.5V	V _{DD} × 0.9		
Input Low Voltage	V _{IL1}	Except Hysteresis Input	V _{DD} ≥ 4.5V	0	V _{DD} × 0.3	V
	V _{IL2}	Hysteresis Input			V _{DD} × 0.25	
	V _{IL3}		V _{DD} < 4.5V		V _{DD} × 0.1	
Clock Frequency (High freq.)	f _c	XIN, XOUT		960 / 480		KHz
Clock Frequency (Low freq.)	f _s	XTIN, XTOUT		30.0	34.0	KHz

D.C. CHARACTERISTICS

 $(V_{SS} = 0V, T_{opr} = -30 \text{ to } 60^\circ\text{C})$

PARAMETER	SYMBOL	PINS	CONDITIONS	Min.	Typ.	Max.	UNIT			
Hysteresis Voltage	V _{HS}	Hysteresis Input		—	0.7	—	V			
Input Current	I _{IN1}	Port K0, TEST RESET	V _{DD} = 5.5V,	—	—	± 2	μA			
	I _{IN2}	Ports R (open drain)	V _{IN} = 5.5V / 0V							
Low Level Input Current	I _{IL}	Ports R (push-pull)	V _{DD} = 5.5V, V _{IN} = 0.4V	—	—	- 2	mA			
Input Resistance	R _{IN1}	Port K0 with pull-up/pull-down		30	70	150	KΩ			
	R _{IN2}	RESET		100	220	450				
Output Leakage Current	I _{LO}	Ports R (open drain)	V _{DD} = 5.5V, V _{OUT} = 5.5V	—	—	2	μA			
Output Level High Voltage	V _{OH}	Ports R (push-pull)	V _{DD} = 4.5V, I _{OH} = - 200μA	2.4	—	—	V			
Output Level Low Voltage	V _{OL2}	Except XOUT	V _{DD} = 4.5V, I _{OL} = 1.6mA	—	—	0.4	V			
Segment Output Resistance	R _{OS}	SEG pin	V _{DD} = 5V, V _{DD} - V _{LC} = 3V	—	20	—	KΩ			
Common Output Resistance	R _{OC}	COM pin								
Segment/Common Output Voltage	V _{O2/3}	SEG / COM pin				3.8		4.0	4.2	V
	V _{O1/2}					3.3		3.5	3.7	
	V _{O1/3}					2.8		3.0	3.2	
Supply Current (in the Normal mode)	I _{DD}		V _{DD} = 5.5V, V _{LC} = V _{SS} f _c = 960KHz	—	0.8	1.5	mA			
	I _{DDT}		V _{DD} = 5.5V, V _{LC} = V _{SS} f _c = 960KHz When tone is oscillating	—	2.5	4.0				
Supply Current (in the SLOW mode)	I _{DDs}		V _{DD} = 3V, V _{LC} = V _{SS} f _s = 32.768KHz	—	30	60	μA			

Note 1. Typ. values shows those at $T_{opr} = 25^\circ\text{C}$, $V_{DD} = 5V$.

Note 2. Input Current I_{IN1} : The current through resistor is not included, when the input resistor (pull-up/pull-down) is contained.

Note 3. Output Resistance R_{OS}, R_{OC} : Shows on-resistance at the level switching.

Note 4. $V_{O2/3}$: Shows 2/3 level output voltage, when the 1/4 or 1/3 duty LCD is used.

$V_{O1/2}$: Shows 1/2 level output voltage, when the 1/2 duty or static LCD is used.

$V_{O1/3}$: Shows 1/3 level output voltage, when the 1/4 or 1/3 duty LCD is used.

Note 5. Supply Current I_{DD} : $V_{IN} = 5.3V/0.2V$

The port K0 is open when the input resistor is contained.

The voltage applied to the port R is within the valid range.


Note 6. Supply Current I_{DDs} : $V_{IN} = 2.8V/0.2V$. Only low frequency clock is only osillated (connecting XTIN, XTOUT).

A.C. CHARACTERISTICS


(V_{SS} = 0V, V_{DD} = 2.2 to 6.0V, T_{opr} = -30 to 60°C)

PARAMETER	SYMBOL	CONDITIONS	Min.	Typ.	Max.	UNIT
Instruction Cycle Time	t _{cy}	In the Normal mode	8.3 / 16.7			μs
		In the SLOW mode	235	—	267	μs
High level Clock pulse Width	t _{wCH}	External clock	80	—	—	ns
Low level Clock pulse Width	t _{wCL}					
Shift Data Hold Time	t _{SDH}		0.5t _{cy} - 300	—	—	ns

Note. Shift Data Hold Time :

External Circuit for \overline{SCK} pin and SO pin.

Serial port (completion of transmission)



TONE OUTPUT CHARACTERISTICS

(V_{SS} = 0V, V_{DD} = 2.2 to 6.0V, T_{opr} = -30 to 60°C)

PARAMETER	SYMBOL	CONDITIONS	Min.	Typ.	Max.	UNIT
Tone Output Voltage (ROW)	V _{TONE}	RL ≥ 10KΩ, V _{DD} = 2.2V	125	185	250	mVrms
Pre-emphasis High Band (COL/ROW)	PEHB	PEHB = 20log (COL/ROW)	1	2	3	dB
Output Distortion	DIS		—	—	10	%
Frequency Stability	Δf	Except error of osc. frequency	—	—	0.7	%

RECOMMENDED OSCILLATING CONDITIONS

(V_{SS} = 0V, V_{DD} = 2.2 to 6.0V, T_{opr} = -30 to 60°C)

960KHz
Ceramic Resonator

