DRAM

1 MEG x 4 DRAM

FAST PAGE MODE, WRITE-PER-BIT

FEATURES

- Industry standard x4 pinout, timing, functions and packages
- High performance, CMOS silicon gate process
- Single +5V±10% power supply
- Low power, 3mW standby; 225mW active, typical
- All inputs, outputs and clocks are fully TTL and CMOS compatible
- 1024-cycle refresh distributed across 16ms
- Refresh modes: RAS-ONLY, CAS-BEFORE-RAS (CBR), and HIDDEN
- WRITE-PER-BIT access cycle (nonpersistent)
- 300 and 350 mil wide SOJ packages
- Two CBR options: CBR with WE a don't care (1 Meg compatible) and CBR with WE a HIGH (JEDEC test mode capable via WCBR)

OPTIONS	MARKING
• Timing 60ns access	-6
70ns access	-7
80ns access	-8
Packages	
Ceramic DIP (400mil)	C
Plastic ZIP (350mil)	Z
Plastic SOJ (300mil)	DJ
Plastic SOJ (350mil)	DJW
Plastic TSOP (*)	TG
• CAS-BEFORE-RAS refresh	
CBR with \overline{WE} a don't care	None
CBR with $\overline{\text{WE}}$ a HIGH	J
 Operating Temperature, TA Commercial (0°C to +70°C) Industrial (-40°C to +85°C) 	None IT

GENERAL DESCRIPTION

The MT4C4005 is a randomly accessed solid-state memory containing 4,194,304 bits organized in a x4 configuration. During READ or WRITE cycles each bit is uniquely addressed through the 20 address bits, which are entered 10 bits (A0-A9) at a time. \overline{RAS} is used to latch the first 10 bits and \overline{CAS} the latter 10 bits. A READ or WRITE cycle is selected with the \overline{WE} input. A logic HIGH on \overline{WE} dictates READ mode while a logic LOW on \overline{WE} dictates WRITE mode. During a WRITE cycle, data in (D) is latched by the falling

PIN ASSIGNMENT (Top View)

20-Pin CDIP (B-5)	20-Pin ZIP (C-3)	20-Pin SOJ (E-1, E-2)
DO1 1 20 Vss DO2 2 19 DO4 WE 13 18 DO3 RAS 14 17 DCAS A915 16 DOE A016 15 DA8 A1 17 14 DA7 A2 18 13 UA6 A3 19 12 DA5 Vcc 10 11 DA4	OE 1 2 CAS DO3 3 1 4 DO4 V55 5 6 WE RAS 9 WE RAS 9 10 A9 A0 11 2 12 A1 A2 13 2 14 A3 V02 15 2 18 A6 A7 19 2 8 20 A8	OO1 [1 - 26] Vss DO2 [2 - 25] DO4 WE [3 - 24] DO3 RAS [4 - 23] DO5 A9 [5 - 22] DOF A0 [7 - 18] JA A1 [1 - 16] JA A2 [1 - 16] JA A3 [1 - 15] JA Vsc [13] JA Vsc [13] JA J

*Consult factory on availability of TSOP packages

edge of \overline{WE} or \overline{CAS} , whichever occurs last. If \overline{WE} goes LOW prior to \overline{CAS} going LOW, the output pin(s) remain open (High-Z) until the next \overline{CAS} cycle. If \overline{WE} goes LOW after data reaches the output pin(s), data out (Q) is activated and retains the selected cell data as long as \overline{CAS} remains low (regardless of \overline{WE} or \overline{RAS}). This late \overline{WE} pulse results in a READ-WRITE cycle. The four data inputs and four data outputs are routed through four pins using common I/O, and pin direction is controlled by \overline{WE} and \overline{OE} . The WRITE-PER-BIT feature allows the user to define WRITE MASK during a WRITE cycle when \overline{RAS} goes LOW, depending on the state of \overline{WE} .


FAST PAGE MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row address (A0-A9) defined page boundary. The FAST PAGE MODE cycle is always initiated with a row address strobed-in by RAS followed by a column address strobed-in by CAS. CAS may be toggled-in by holding RAS LOW and strobing-in different column addresses, thus executing faster memory cycles. Returning RAS HIGH terminates the FAST PAGE MODE operation.

Returning RAS and CAS HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the RAS high time. Memory cell data is retained in its correct state by maintaining power and executing any RAS cycle (READ, WRITE, RAS-ONLY, CAS-BEFORE-RAS, or HIDDEN refresh) so that all 1024 combinations of RAS addresses (A0-A9) are executed at least every 16ms, regardless of sequence. The CBR refresh cycle will invoke the internal refresh counter for automatic RAS addressing.

MT4C4005 REV. 1/91



FUNCTIONAL BLOCK DIAGRAM FAST PAGE MODE



*NOTE: WE LOW prior to CAS LOW, EW detection CKT output is a HIGH (EARLY WRITE)
CAS LOW prior to WE LOW, EW detection CKT output is a LOW (LATE WRITE)

TRUTH TABLE

					Addr	esses		DATA IN / OUT	
Function		RAS	CAS	WE	¹R	tC	OE	PQ1-4 High-Z Valid Data Out Valid Data In Valid Data Out, Data In Valid Data Out Valid Data Out Valid Data In Valid Data Out, Data In Valid Data Out, Data In Valid Data Out, Data In High-Z Valid Data Out Valid Data In High-Z	NOTES
Standby		Н	Х	х	Х	Х	Х	High-Z	
READ		L	L	н	ROW	COL	L	Valid Data Out	
EARLY-WRITE		L	L	L	ROW	COL	Х	Valid Data In	1
READ-WRITE		L	L	H→L	ROW	COL	L→H	Valid Data Out, Data In	1
FAST-PAGE-MODE	1st Cycle	L	H→L	Н	ROW	COL	L	Valid Data Out	
READ	2nd Cycle	L	H→L	Н	n/a	COL	L	Valid Data Out	
FAST-PAGE-MODE	1st Cycle	L	H→L	L	ROW	COL	Х	Valid Data In	1
EARLY-WRITE	2nd Cycle	L	H→L	L	n/a	COL	Х	Valid Data In	1
FAST-PAGE-MODE	1st Cycle	L	H→L	H→L	ROW	COL	L→H	Valid Data Out, Data In	1
READ-WRITE	2nd Cycle	L	H→L	H→L	n/a	COL	L→H	Valid Data Out, Data In	1
RAS-ONLY REFRESI	H	Н	Х	Х	ROW	n/a	х	High-Z	
HIDDEN	READ	L→H→L	L	Н	ROW	COL	L	Valid Data Out	
REFRESH	WRITE	L→H→L	L	L	ROW	COL	Х	Valid Data In	1
CAS-BEFORE-	Standard	H→L	L	Х	×	Х	Х	High-Z	
RAS REFRESH	"J" Option	H→L	L	Н	Х	X	Х	High-Z	

NOTE: 1. Data-in will be dependent on the mask provided. Refer to Figure 1.



ABSOLUTE MAXIMUM RATINGS*

Voltage on VCC supply relative to Vss	1.0V to +7.0V
Storage Temperature (Ceramic)	65°C to +150°C
Storage Temperature (Plastic)	55°C to +150°C
Power Dissipation	1W
Short Circuit Output Current	50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 3, 4, 6, 7) ($Vcc = 5.0V \pm 10\%$)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	Vcc	4.5	5.5	V	1
Input High (Logic 1) Voltage, All Inputs	ViH	2.4	Vcc+1	V	1
Input Low (Logic 0) Voltage, All Inputs	VIL	-1.0	0.8	٧	1
INPUT LEAKAGE CURRENT any input (0V \leq Vin \leq 6.5V, all other pins not under test = 0V)	lı	-2	2	μΑ	
OUTPUT LEAKAGE CURRENT (Q is disabled, 0V ≤ Vouт ≤ 5.5V)	loz	-10	10	μΑ	
OUTPUT LEVELS	Voн	2.4		٧	
Output High Voltage (lou⊤ = -5mA) Output Low Voltage (lou⊤ = 4.2mA)	Vol		0.4	٧	

			MAX			
PARAMETER/CONDITION	SYMBOL	-6	-7	-8	UNITS	NOTES
STANDBY CURRENT: (TTL) (RAS = CAS = VIH)	Icc1	2	2	2	mA	
STANDBY CURRENT: (CMOS) (RAS = CAS = Other Inputs = Vcc -0.2V)	Icc2	1	1	1	mA	
OPERATING CURRENT: Random READ/WRITE Average power supply current (RAS, CAS, Address Cycling: ^t RC = ^t RC (MIN))	lcc3	110	100	90	mA	3, 4
OPERATING CURRENT: FAST PAGE MODE Average power supply current (RAS = VIL, CAS, Address Cycling: ¹PC = ¹PC (MIN))	Icc4	80	70	60	mA	3, 4
REFRESH CURRENT: RAS-ONLY Average power supply current (RAS Cycling, CAS=VIH: ¹RC = ¹RC (MIN))	lcc5	110	100	90	mA	3
REFRESH CURRENT: CAS-BEFORE-RAS Average power supply current (RAS, CAS, Address Cycling: ^t RC = ^t RC (MIN))	Icc6	110	100	90	mA	3, 5

MASKED WRITE ACCESS CYCLE

Every WRITE access cycle can be a MASKED WRITE, depending on the state of \overline{WE} at \overline{RAS} time. A MASKED WRITE is selected when \overline{WE} is LOW at \overline{RAS} time and mask data is supplied on the DQ pins.

The mask data present on the DQ1-DQ4 inputs at RAS time will be written to an internal mask data register and will then act as an individual write enable for each of the corresponding DQ inputs. If a LOW (logic "0") is written to a mask data register bit, the input port for that bit is disabled during the subsequent WRITE operation and no new data will be written to that DRAM cell location. A HIGH (logic

"1") on a mask data register bit enables the input port and allows normal WRITE operations to proceed. At CAS time, the bits present on the DQ1-DQ4 inputs will be either written to the DRAM (if the mask data bit was HIGH) or ignored (if the mask data bit was LOW).

For nonpersistent MASK WRITEs, new mask data must be supplied each time a MASKED WRITE cycle is initiated.

Figure 1 illustrates the MT4C4005 MASKED WRITE operation (Note: \overline{RAS} or \overline{CAS} time refers to the time at which \overline{RAS} or \overline{CAS} transition from HIGH to LOW).




Figure 1
MT4C4005 MASKED WRITE EXAMPLE



CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A10	C _{I1}		5	pF	2
Input Capacitance: RAS, CAS, WE, OE	Cl2		7	pF	2
Input/Output Capacitance: DQ	Сю		7	рF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13, 23) ($Vcc = 5.0V \pm 10\%$)

A.C. CHARACTERISTICS			-7						
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	^t RC	110		130		150		ns	
READ-WRITE cycle time	†RWC	165		185		205		ns	
FAST-PAGE-MODE	^t PC	40		40		45		ns	
READ or WRITE cycle time									
FAST-PAGE-MODE	^t PRWC	90		95		100		ns	
READ-WRITE cycle time									
Access time from RAS	tRAC		60		70		80	ns	14
Access time from CAS	^t CAC		15		20		20	ns	15
Access time from column address	^t AA		30		35		40	ns	
Access time from CAS precharge	^t CPA		40		40		45	ns	
RAS pulse width	†RAS	60	100,000	70	100,000	80	100,000	ns	
RAS pulse width (FAST PAGE MODE)	†RASP	60	100,000	70	100,000	80	100,000	ns	
RAS hold time	^t RSH	15		20		20	1	ns	<u> </u>
RAS precharge time	tRP	45		50		60	1	ns	
CAS pulse width	tCAS	15	100,000	20	100,000	20	100,000	ns	
CAS hold time	tCSH	60	1 12 1/2	70		80		ns	
CAS precharge time	^t CPN	10		10	1	10		ns	16
CAS precharge time (FAST PAGE MODE)	^t CP	10		10	1	10		ns	
RAS to CAS delay time	¹RCD	15	45	20	50	20	60	ns	17
CAS to RAS precharge time	tCRP	5	1	5		5		ns	
Row address setup time	†ASR	0		0	†	0		ns	
Row address hold time	^t RAH	10		10	1	10		ns	
RAS to column	†RAD	15	30	15	35	15	40	ns	18
address delay time									_
Column address setup time	¹ASC	0	1	0	1	0		ns	
Column address hold time	^t CAH	10	1	15	<u> </u>	15	+	ns	
Column address hold time	tAR.	50		55		60		ns	
(referenced to RAS)	'"'	•							
Column address to	^t RAL	30		35		40		ns	
RAS lead time	'"'-								
Read command setup time	¹RCS	0	†	0		0	1	ns	
Read command hold time	tRCH	0		0		0		ns	19
(referenced to CAS)		•		•		-			
Read command hold time	¹RRH	0	+	0	—	0	†	ns	19
(referenced to RAS)	''''	·		•					
CAS to output in Low-Z	^t CLZ	0		0		0		ns	
Output buffer turn-off delay	OFF	0	20	0	20	0	20	ns	20
WE command setup time	¹WCS	0	+ - <u></u> -	0		0		ns	21, 27

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (Notes: 6, 7, 8, 9, 10, 11, 12, 13, 23) (Vcc = $5.0V \pm 10\%$)


A.C. CHARACTERISTICS PARAMETER SYM MIN MAX MIN MAX MIN MAX UNITS NOTES Write command hold time †WCH 10 15 15 ns Write command hold time **WCR** 45 55 60 ns (referenced to RAS) Write command pulse width tWP 10 15 15 ns Write command to RAS lead time ^tRWL 15 20 20 ns Write command to CAS lead time ^tCWL 15 20 20 ns Data-in setup time ^tDS 0 0 0 22 ns Data-in hold time tDH 10 15 15 22 ns Data-in hold time ^tDHR 45 55 60 ns (referenced to RAS) RAS to WE delay time ^tRWD 90 100 110 ns 21 Column address ^tAWD 60 65 70 21 ns to WE delay time CAS to WE delay time tCWD 45 50 50 21 ns Transition time (rise or fall) tΤ 3 50 3 50 3 50 9, 10 ns Refresh period (1024 cycles) ^tREF 16 16 16 ms RAS to CAS precharge time ^tRPC 0 0 0 ns CAS setup time tCSR 10 10 10 5 ns (CAS-BEFORE-RAS refresh) CAS hold time ^tCHR 15 15 15 5 ns (CAS-BEFORE-RAS refresh) WE hold time **WRH** 10 10 10 ns 25 (CAS-BEFORE-RAS refresh) WE setup time tWRP 10 10 10 25 ns (CAS-BEFORE-RAS refresh) WE hold time ™TH 10 10 10 25 ns (WCBR test cycle) WE setup time **WTS** 10 10 10 25 ns (WCBR test cycle) OE setup prior to RAS during ORD 0 0 0 HIDDEN REFRESH cycle Output disable QO[‡] 15 20 20 27 Output enable **OE** 15 20 20 กร 23 OE hold time from WE during **'OEH** 15 20 20 ns 26 READ-MODIFY-WRITE cycle WRITE-PER-BIT setup time tWBS 0 0 0 ns ¹WBH WRITE-PER-BIT hold time 10 10 10 ns WRITE-PER-BIT mask setup time ^tWDS 0 0 0 ns WRITE-PER-BIT mask hold time 10 †WDH 10 10 ns

NOTES


- All voltages referenced to Vss.
- 2. This parameter is sampled. Capacitance is calculated from the equation $C = I^{dt}/_{dv}$ with dv = 3V and Vcc = 5V.
- 3. Icc is dependent on cycle rates.
- Icc is dependent on output loading and cycle rates.
 Specified values are obtained with minimum cycle time and the outputs open.
- 5. Enables on-chip refresh and address counters.
- The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is assured.
- 7. An initial pause of 100µs is required after power-up followed by eight RAS refresh cycles (RAS-ONLY or CBR with WE HIGH) before proper device operation is assured. The eight RAS cycle wake-up should be repeated any time the 16ms refresh requirement is exceeded.
- 8. AC characteristics assume ${}^{t}T = 5ns$.
- VIH (MIN) and VIL (MAX) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL (or between VIL and VIH).
- In addition to meeting the transition rate specification, all input signals must transit between Vih and VIL (or between VII. and VIH) in a monotonic manner.
- 11. If $\overline{CAS} = V_{IH}$, data output is high impedance.
- 12. If CAS = VIL, data output may contain data from the last valid READ cycle.
- 13. Measured with a load equivalent to 2 TTL gates and 100pF.
- 14. Assumes that [†]RCD < [†]RCD (MAX). If [†]RCD is greater than the maximum recommended value shown in this table, [†]RAC will increase by the amount that [†]RCD exceeds the value shown.
- 15. Assumes that ^tRCD ≥ ^tRCD (MAX).
- 16. If CAS is LOW at the falling edge of RAS, Q will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer, CAS must be pulsed HIGH for tCPN.
- 17. Operation within the ^tRCD (MAX) limit ensures that ^tRAC (MAX) can be met. ^tRCD (MAX) is specified as a reference point only; if ^tRCD is greater than the specified ^tRCD (MAX) limit, then access time is controlled exclusively by ^tCAC.
- 18. Operation within the ^tRAD (MAX) limit ensures that ^tRCD (MAX) can be met. ^tRAD (MAX) is specified as a reference point only; if ^tRAD is greater than the

- specified ^tRAD (MAX) limit, then access time is controlled exclusively by ^tAA.
- 19. Either ^tRCH or ^tRRH must be satisfied for a READ cycle
- 20. OFF (MAX) defines the time at which the output achieves the open circuit condition and is not referenced to Voн or Vol.
- 21. ¹WCS, ¹RWD, ¹AWD and ¹CWD are restrictive operating parameters in late WRITE, and READ-MODIFY-WRITE cycles only. If ¹WCS ≥ ¹WCS (MIN), the cycle is an EARLY-WRITE cycle and the data output will remain an open circuit through out the entire cycle. If ¹RWD ≥ ¹RWD (MIN), ¹AWD ≥ ¹AWD (MIN) and ¹CWD ≥ ¹CWD (MIN), the cycle is a READ-MODIFY-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met, the state of data out are indeterminate. OE held HIGH and WE taken LOW after CAS goes LOW results in a LATE-WRITE (OE controlled) cycle.
- 22. These parameters are referenced to CAS leading edge in EARLY-WRITE cycles and WE leading edge in LATE-WRITE or READ-MODIFY-WRITE cycles.
- 23. If $\overline{\text{OE}}$ is tied permanently LOW, LATE-WRITE or READ-MODIFY-WRITE operations are not possible.
- 24. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, WE = LOW and OE=HIGH.
- 25. WTS and tWTH are setup and hold specifications for the WE pin being held LOW to enable the JEDEC test mode (with CBR timing constraints). These two parameters are the inverts of tWRP and tWRH in the CBR refresh cycle.
- 26. LATE-WRITE and READ-MODIFY-WRITE cycles must have both ^tOD and ^tOEH met (OE HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The DQs will provide the previously read data if CAS remains LOW and OE is taken back LOW after ^tOEH is met. If CAS goes HIGH prior to OE going back LOW, the DQs will remain open.
- 27. The DQs open during READ cycles once 'OD or 'OFF occur. If CAS goes HIGH first, OE becomes a don't care. If OE goes HIGH and CAS stays LOW, OE is not a don't care; and the DQs will provide the previously read data if OE is taken back LOW (while CAS remains LOW).

READ CYCLE




EARLY-WRITE CYCLE







READ-WRITE CYCLE(LATE-WRITE and READ-MODIFY-WRITE CYCLES)




FAST-PAGE-MODE READ CYCLE



FAST-PAGE-MODE EARLY-WRITE CYCLE




FAST-PAGE-MODE READ-WRITE CYCLE (LATE-WRITE and READ-MODIFY-WRITE CYCLES)







$\overline{\text{RAS-ONLY}}$ REFRESH CYCLE (ADDR = A₀ - A₉; $\overline{\text{WE}}$ = DON'T CARE)



CAS-BEFORE-RAS REFRESH CYCLE $(A_0 - A_9, \text{ and } \overline{OE} = \text{DON'T CARE})$



HIDDEN REFRESH CYCLE (WE = HIGH; OE = LOW) 24



1-189

4 MEG POWER-UP AND REFRESH CONSTRAINTS

The JEDEC 4 Meg DRAM introduces two potential incompatibilities compared to the previous generation 1 Meg DRAM. The incompatibilities involve refresh and power-up. Understanding these incompatibilities and providing for them will offer the designer and system user greater compatibility between the 1 Meg and 4 Meg.

REFRESH

The most commonly used refresh mode of the 1 Meg is the CBR (CAS-BEFORE-RAS) REFRESH cycle. The CBR for the 1 Meg specifies the \overline{WE} pin as a don't care. The 4Meg, on the other hand, specifies the CBR REFRESH mode to be a \overline{W} CBR, which is CBR with the \overline{WE} pin held at a logical HIGH level.

The reason for $\overline{W}CBR$ instead of CBR on the 4 Meg is that a CBR cycle with \overline{WE} LOW will put the 4 Meg into the JEDEC specified test mode ($\overline{W}CBR$). In contrast, the 1 Meg test mode is entered by applying a HIGH signal to the test pin (pin 4 on DIP, pin 5 on SOJ and pin 8 on ZIP). This HIGH signal is usually a "supervoltage" (V in \geq 7.5V) so normal TTL or CMOS HIGH levels will not cause the part to enter the test mode.

POWER-UP

The 4 Meg \overline{W} CBR constraint may also introduce another problem. The 1 Meg POWER-UP cycle requires a 100 μ s delay followed by any 8 \overline{RAS} cycles. The 4 Meg POWER-UP is more restrictive in that 8 \overline{RAS} -ONLY or CBR REFRESH (\overline{WE} held HIGH) cycles must be used. The restriction is needed since the 4 Meg may power-up in the JEDEC specified test mode


and must exit out of the test mode. The only way to exit the 4 Meg JEDEC test mode is with either a \overline{RAS} -ONLY or a \overline{W} CBR REFRESH cycle.

SUMMARY

- 1. The optional 1 Meg test pin is the A10 pin on the 4 Meg (x1 only).
- For optional test mode, the 1 Meg requires a valid HIGH on the test pin while the 4 Meg requires a CBR cycle with WE LOW.
- The 1 Meg CBR REFRESH allows the WE pin to be don't care while the 4 Meg CBR requires WE to be HIGH (WCBR).
- The 8 RAS wake-up cycles on the 1 Meg may be any valid RAS cycle while the 4 Meg may only use RAS-ONLY or WCBR REFRESH cycles.

SPECIAL FEATURE

A memory system currently using 1 Meg DRAMs with \overline{WE} as a don't care during CBR REFRESH does not allow for direct upgrading to 4 Meg DRAMs. Micron, realizing some companies will have this situation, provides a special feature on its 4 Meg DRAM, that requires "supervoltage" to access the 4 Meg JEDEC WCBR test function. This allows the Micron 4 Meg DRAM to be refreshed in the same manner as any 1 MEG DRAM. Note that the eight power-up cycles should only be refresh cycles in order to guarantee that any 4 Meg DRAM, including Micron's, does not inadvertently power-up in the test mode.



COMPARISON OF 4 MEG TEST MODE AND WCBR TO 1 MEG CBR