

8.192 WORD X 8 BIT CMOS STATIC RAM

DESCRIPTION

The TC5563APL is a 65536 bit static random access memory organized as 8,192 words by 8 bits using CMOS technology, and operates from a single 5V supply. Advanced circuit techniques provide both high speed and low power features with a maximum operating current of 5mA/MHz and maximum access time of 100ns/120ns/150ns. When CE2 is a logical low or CE1 is a logical high, the device is placed in low power standby mode in which standby current is 2µA typically. The TC5563APL has three control inputs. Two chip enables (CE1, CE2) allow for device selection and data retention control, and an output enable input (\overline{OE}) provides fast memory access. Thus the TC5563APL is suitable for use in various microprocessor application systems where high speed, low power, and battery back up are required. The TC5563APL also features pin compatibility with the 64K bit EPROM (TMM2764D). RAM and EPROM are then interchangeable in the same socket, resulting in flexibility in the definition of the quantity of RAM versus EPROM in microprocessor application systems. The TC5563APL is offered in a dual-in-line 28 pin standard 300 mil plastic package.

FEATURES

- Low Power Dissipation
27.5mW/MHz(Max.) Operating
- Standby Current: 100µA(Max.) $T_a=70^\circ\text{C}$.
- Access Time
TC5563APL-10: 100ns(Max.)
TC5563APL-12: 120ns(Max.)
TC5563APL-15: 150ns(Max.)
- 5V Single Power Supply
- Power Down Features: CE2, $\overline{CE1}$
- Fully Static Operation
- Data Retention Supply Voltage: 2.0 ~ 5.5V

- Directly TTL Compatible: All Inputs and Outputs
- Pin Compatible with 2764 type EPROM
- TC5565APL Family (Package type)

Package Type	Device Name
600 mil DIP	*TC5565APL
300 mil DIP (Slim Package)	TC5563APL
Flat Package (SOP)	*TC5565AFL

*: See TC5565APL/AFL Technical Data.


PIN CONNECTION (TOP VIEW)

TC5563APL				64k bit EPROM TMM2764D			
N.C.	d1	28	VDD	VPP	d1	28	VCC
A12	d2	27	R/W	A12	d2	27	PGM
A7	d3	26	CE2	A7	d3	26	N.C.
A6	d4	25	A8	A6	d4	25	A8
A5	d5	24	A9	A5	d5	24	A9
A4	d6	23	A11	A4	d6	23	A11
A3	d7	22	\overline{OE}	A3	d7	22	\overline{OE}
A2	d8	21	A10	A2	d8	21	A10
A1	d9	20	CE1	A1	d9	20	CEN
A0	d10	19	I/O8	A0	d10	19	I/O7
I/O1	d11	18	I/O7	O0	d11	18	O06
I/O2	d12	17	I/O6	O1	d12	17	O05
I/O3	d13	16	I/O5	O2	d13	16	O04
GND	d14	15	I/O4	GND	d14	15	O03

PIN NAMES

AO ~ A12	Address Inputs
R/W	Read/Write Control Input
\overline{OE}	Output Enable Input
CE1, CE2	Chip Enable Inputs
I/O1 ~ I/O8	Data Input/Output
VDD	Power (+5V)
GND	Ground
N.C.	No Connection

BLOCK DIAGRAM



TC5563APL-10, TC5563APL-12 TC5563APL-15

OPERATION MODE

OPERATION MODE	CE1	CE2	OE	R/W	I/O1 ~ I/O8	POWER
Read	L	H	L	H	DOUT	IDDO
Write	L	H	*	L	DIN	IDDO
Output Deselect	L	H	H	H	High-Z	IDDO
Standby	H	*	*	*	High-Z	IDDS
	*	L	*	*	High-Z	IDDS

*: H or L

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V _{DD}	Power Supply Voltage	-0.3 ~ 7.0	V
V _{IN}	Input Voltage	-0.3* ~ 7.0	V
V _{I/O}	Input and Output Voltage	-0.5 ~ V _{DD} +0.5	V
P _D	Power Dissipation	0.8	W
T _{solder}	Soldering Temperature	260 ± 10	°C · sec
T _{stg}	Storage Temperature	-55 ~ 150	°C
T _{opr}	Operating Temperature	0 ~ 70	°C

*: -3.0V at pulse width 50ns Max.

D.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{DD}	Power Supply Voltage	4.5	5.0	5.5	V
V _{IH}	Input High Voltage	2.2	-	V _{DD} +0.3	
V _{IL}	Input Low Voltage	-0.3*	-	0.8	
V _{DH}	Data Retention Supply Voltage	2.0	-	5.5	

*: -3.0V at pulse width 50ns Max.

D.C. and OPERATING CHARACTERISTICS (Ta=0~70°C, VDD=5V±10%)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT	
IIL	Input Leakage Current	VIN=0~VDD	-	-	±1.0	μA	
IOH	Output High Current	VOH=2.4V	-1.0	-	-	mA	
IOL	Output Low Current	VOL=0.4V	4.0	-	-	mA	
ILO	Output Leakage Current	CE1=VIH or CE2=VIL or R/W=VIL or OE=VIH VOUT=0~VDD	-	-	±1.0	μA	
IDDO1	Operating Current	VDD=5.5V CE1=VIL CE2=VIH Other input= VIH/VIL IOUT=0mA	tcycle=1.0μs	-	-	10	mA
			TC5563APL-10 tcycle=100ns	-	-	45	mA
			TC5563APL-12 tcycle=120ns	-	-	40	mA
			TC5563APL-15 tcycle=150ns	-	-	35	mA
IDDO2	Operating Current	VDD=5.5V CE1=0.2V CE2=VDD-0.2V Other input= VDD-0.2V/0.2V IOUT=0mA	tcycle=1.0μs	-	-	5	mA
			TC5563APL-10 tcycle=100ns	-	-	40	mA
			TC5563APL-12 tcycle=120ns	-	-	35	mA
			TC5563APL-15 tcycle=150ns	-	-	30	mA
IDDS1	Standby Current	CE1=VIH or CE2=VIL	-	-	3	mA	
* IDDS2	Standby Current	CE1=VDD-0.2V or CE2=0.2V	VDD=5.5V VDD=3.0V	- -	2 1	100 50	μA

*: In standby mode with CE1 ≥ VDD-0.2V, these specification limits are guaranteed under the condition of CE2 ≥ VDD-0.2V or CE2 ≤ 0.2V.

CAPACITANCE (Ta=25°C)

SYMBOL	PARAMETER	TEST CONDITION	MAX.	UNIT
CIN	Input Capacitance	VIN=GND	10	pF
COUT	Output Capacitance	VOUT=GND	10	

Note: This parameter is periodically sampled and is not 100% tested.

TC5563APL-10, TC5563APL-12 TC5563APL-15

A.C. CHARACTERISTICS (Ta=0~70°C, V_{DD}=5V±10%)

READ CYCLE

SYMBOL	PARAMETER	TC5563APL-10L		TC5563APL-12L		TC5563APL-15L		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t _{RC}	Read Cycle Time	100	-	120	-	150	-	ns
t _{ACC}	Address Access Time	-	100	-	120	-	150	
t _{CO1}	CE1 Access Time	-	100	-	120	-	150	
t _{CO2}	CE2 Access Time	-	100	-	120	-	150	
t _{OE}	Output Enable to Output Valid	-	50	-	60	-	70	
t _{COE}	Chip Enable (CE1, CE2) to Output in Low-Z	10	-	10	-	15	-	
t _{OEE}	Output Enable to Output in Low-Z	5	-	5	-	5	-	
t _{OD}	Chip Enable (CE1, CE2) to Output in High-Z	-	35	-	40	-	50	
t _{ODO}	Output Enable to Output in High-Z	-	35	-	40	-	50	
t _{OH}	Output Data Hold Time	20	-	20	-	20	-	

WRITE CYCLE


SYMBOL	PARAMETER	TC5563APL-10L		TC5563APL-12L		TC5563APL-15L		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t _{WC}	Write Cycle Time	100	-	120	-	150	-	ns
t _{WP}	Write Pulse Width	60	-	70	-	90	-	
t _{CW}	Chip Selection to End of Write	80	-	85	-	100	-	
t _{AS}	Address Set up Time	0	-	0	-	0	-	
t _{WR}	Write Recovery Time	0	-	0	-	0	-	
t _{ODW}	R/W to Output High-Z	-	35	-	40	-	50	
t _{OEW}	R/W to Output Low-Z	5	-	5	-	10	-	
t _{DS}	Data Set up Time	40	-	50	-	60	-	
t _{DH}	Data Hold Time	0	-	0	-	0	-	

A.C. TEST CONDITION


Output Load : 100pF + 1 TTL Gate
 Input Pulse Level : 0.6V, 2.4V
 Timing Measurement V_{IN} : 0.8V, 2.2V
 Reference Level V_{OUT} : 0.8V, 2.2V
 t_r, t_f : 5ns

TIMING WAVEFORMS

READ CYCLE (1)




WRITE CYCLE 1 (4) (R/W Controlled Write)




TC5563APL-10, TC5563APL-12 TC5563APL-15

WRITE CYCLE 2 (4) ($\overline{\text{CE}}_1$ Controlled Write)



WRITE CYCLE 3 (4) (CE_2 Controlled Write)



Note 1. R/W is High for Read Cycle.


2. Assuming that $\overline{CE1}$ Low transition or $CE2$ High transition occurs coincident with or after R/W Low transition, Outputs remain in a high impedance state.
3. Assuming that $\overline{CE1}$ High transition or $CE2$ Low transition occurs coincident with or prior to R/W High transition, Outputs remain in a high impedance state.
4. Assuming that \overline{OE} is High for Write Cycle, Outputs are in high impedance state during this period.

DATA RETENTION CHARACTERISTICS (Ta=0~70°C)


SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{DH}	Data Retention Supply Voltage	2.0	-	5.5	V
I _{DD2}	Standby Supply Current	V _{DD} =3.0V	-	50	μA
		V _{DD} =5.5V	-	100	
t _{CDR}	Chip Deselection to Data Retention Mode	0	-	-	μs
t _R	Recovery Time	t _{RC} *	-	-	μs

*: Read cycle time.

$\overline{CE1}$ Controlled Data Retention Mode (1)



CE2 Controlled Data Retention Mode (3)



TC5563APL-10, TC5563APL-12 TC5563APL-15

- Note 1: In $\overline{CE1}$ controlled data retention mode, minimum standby current mode is achieved under the condition of $CE2 \leq 0.2V$ or $CE2 \geq V_{DD}-0.2V$.
- 2: If the V_{TH} of $\overline{CE1}$ is 2.2V in active operation, I_{DDS1} current flows during the period that the V_{DD} voltage is going down from 4.5V to 2.4V.
- 3: In $CE2$ controlled data retention mode, minimum standby current mode is achieved under the condition of $CE2 \leq 0.2V$.

DEVICE INFORMATION

The TC5563APL is an asynchronous RAM using address activated circuit technology, thus the internal operation is synchronous. Then once row address change occur, the precharge operation is executed by internal pulse generated from row address transient. Therefore the peak current flows only after row address change, as shown in the following figure.

This peak current may induce the noise on V_{DD}/GND lines. Thus the use of about 0.1 μ F decoupling capacitor for every device is recommended to eliminate such noise.





Fig. Typical Current Waveforms

OUTLINE DRAWINGS (DIP28-P-300B)

Unit in mm



Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.