

# FAST 74F1760 T-66-21-57

## 4-Way Latched Address Multiplexer

**Signalics**

Document No.	
ECN No.	
Date of Issue	August 23, 1989
Status	Preliminary Specification
FAST Products	

**FEATURES**

- Consists of 10 bit wide 4-1 multiplexer
- Separate address latch input for each channel
- 3-state address outputs
- Designed for address multiplexing of dynamic RAMs and other applications

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74F1760	5.5ns	55 mA

**ORDERING INFORMATION**

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 10\%$ ; $T_A = 0^\circ C$ to $70^\circ C$
64-Pin Plastic DIP	74F1760N
68-Pin PLCC	74F1760A

**PRODUCT DESCRIPTION**

The 'F1760 is a 10 bit wide 4-1 multiplexer. Each 10-bit channel has a separate address latch enable pin thus eliminating the need for external address latches. The 'F1760 has a common pair of Select ( $SEL_0, SEL_1$ ) inputs to select between channels and a common Output Enable ( $\overline{OE}$ ) pin to control the 3-State outputs.

**INPUT AND OUTPUT LOADING AND FAN-OUT TABLE**

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
$A_0-A_9$	Address Inputs	1.0/1.0	20 $\mu A$ /0.6 mA
$B_0-B_9$	Address Inputs	1.0/1.0	20 $\mu A$ /0.6 mA
$C_0-C_9$	Address Inputs	1.0/1.0	20 $\mu A$ /0.6 mA
$D_0-D_9$	Address Inputs	1.0/1.0	20 $\mu A$ /0.6 mA
$SEL_0-SEL_1$	Select Inputs	1.0/1.0	20 $\mu A$ /0.6 mA
$ALE_A$	Address Latch Enable input	1.0/1.0	20 $\mu A$ /0.6 mA
$ALE_B$	Address Latch Enable input	1.0/1.0	20 $\mu A$ /0.6 mA
$ALE_C$	Address Latch Enable input	1.0/1.0	20 $\mu A$ /0.6 mA
$ALE_D$	Address Latch Enable input	1.0/1.0	20 $\mu A$ /0.6 mA
$\overline{OE}$	Output Enable input	1.0/1.0	20 $\mu A$ /0.6 mA
$Q_0-Q_9$	Address Outputs	N/A	15 mA/24 mA

**NOTE:**  
One (1.0) FAST Unit Load is defined as 20  $\mu A$  in the HIGH state and 0.6 mA in the LOW state.

4-Way Latched Address Multiplexer


FAST 74F1760

NAPC/ SIGNETICS

29E D

PIN CONFIGURATION

T-66-21-57



4-Way Latched Address Multiplexer

FAST 74F1760

NAPC/ SIGNETICS


29E D

PIN DESCRIPTION

T-66-21-57

SYMBOL	PINS		TYPE	NAME AND FUNCTION
	DIP	PLCC		
A <sub>0</sub> -A <sub>9</sub>	57-64, 1-2	63-68, 1-4	Inputs	Address inputs
B <sub>0</sub> -B <sub>9</sub>	4-13	6-15	Inputs	Address inputs
C <sub>0</sub> -C <sub>9</sub>	18-27	20-29	Inputs	Address inputs
D <sub>0</sub> -D <sub>9</sub>	29-38	31-40	Inputs	Address inputs
ALE <sub>A</sub>	3	5	Input	Address Latch Enable for A <sub>0</sub> -A <sub>9</sub>
ALE <sub>B</sub>	14	16	Input	Address Latch Enable for B <sub>0</sub> -B <sub>9</sub>
ALE <sub>C</sub>	28	30	Input	Address Latch Enable for C <sub>0</sub> -C <sub>9</sub>
ALE <sub>D</sub>	39	41	Input	Address Latch Enable for D <sub>0</sub> -D <sub>9</sub>
SEL <sub>0</sub>	40	42	Input	Select input
SEL <sub>1</sub>	41	43	Input	Select input
$\overline{OE}$	42	44	Input	Output Enable input
Q <sub>0</sub> -Q <sub>9</sub>	44-48, 51-55	47-51, 56-60	Outputs	Address outputs

BLOCK DIAGRAM



4-Way Latched Address Multiplexer

T-66-21-57

FAST 74F1760

NAPC/ SIGNETICS

29E D

FUNCTION TABLE

A <sub>0</sub> -A <sub>9</sub>	ALE <sub>A</sub>	B <sub>0</sub> -B <sub>9</sub>	ALE <sub>B</sub>	C <sub>0</sub> -C <sub>9</sub>	ALE <sub>C</sub>	D <sub>0</sub> -D <sub>9</sub>	ALE <sub>D</sub>	SEL <sub>0</sub>	SEL <sub>1</sub>	Q <sub>0</sub> -Q <sub>9</sub>	$\overline{OE}$	COMMENTS
XX	XX	XX	XX	XX	XX	XX	XX	XX	XX	Hi-Z	High	Outputs 3-stated
a <sub>0</sub> -a <sub>9</sub>	↓	XX	XX	XX	XX	XX	XX	XX	XX	XX	XX	A-inputs latched into latch A
a <sub>0</sub> -a <sub>9</sub>	Note	XX	XX	XX	XX	XX	XX	Low	Low	a <sub>0</sub> -a <sub>9</sub>	Low	a <sub>0</sub> -a <sub>9</sub> appear on Y <sub>0</sub> -Y <sub>9</sub> outputs
XX	XX	b <sub>0</sub> -b <sub>9</sub>	↓	XX	XX	XX	XX	XX	XX	XX	XX	B-inputs latched into latch B
XX	XX	b <sub>0</sub> -b <sub>9</sub>	Note	XX	XX	XX	XX	High	Low	b <sub>0</sub> -b <sub>9</sub>	Low	b <sub>0</sub> -b <sub>9</sub> appear on Y <sub>0</sub> -Y <sub>9</sub> outputs
XX	XX	XX	XX	c <sub>0</sub> -c <sub>9</sub>	↓	XX	XX	XX	XX	XX	XX	C-inputs latched into latch C
XX	XX	XX	XX	c <sub>0</sub> -c <sub>9</sub>	Note	XX	XX	Low	High	c <sub>0</sub> -c <sub>9</sub>	Low	c <sub>0</sub> -c <sub>9</sub> appear on Y <sub>0</sub> -Y <sub>9</sub> outputs
XX	XX	XX	XX	XX	XX	d <sub>0</sub> -d <sub>9</sub>	↓	XX	XX	XX	XX	D-inputs latched into latch A
XX	XX	XX	XX	XX	XX	d <sub>0</sub> -d <sub>9</sub>	Note	High	High	d <sub>0</sub> -d <sub>9</sub>	Low	d <sub>0</sub> -d <sub>9</sub> appear on Y <sub>0</sub> -Y <sub>9</sub> outputs

NOTE:

ALE<sub>n</sub> may be High (transparent mode) or Low (if data has been latched previously by a High to Low transition on ALE<sub>n</sub>).

ABSOLUTE MAXIMUM RATINGS

(Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
V <sub>CC</sub>	Supply voltage	-0.5 to +7.0	V
V <sub>IN</sub>	Input voltage	-0.5 to +7.0	V
I <sub>IN</sub>	Input current	-30 to +5	mA
V <sub>OUT</sub>	Voltage applied to output in High output state	-0.5 to +V <sub>CC</sub>	V
I <sub>OUT</sub>	Current applied to output in Low output state	500	mA
T <sub>A</sub>	Operating free-air temperature range	0 to +70	°C
T <sub>STG</sub>	Storage temperature	-65 to +150	°C

RECOMMENDED OPERATION CONDITIONS

SYMBOL	PARAMETER	LIMITS			UNIT
		Min	Nom	Max	
V <sub>CC</sub>	Supply voltage	4.5	5.0	5.5	V
V <sub>H</sub>	High-level input voltage	2.0			V
V <sub>L</sub>	Low-level input voltage			0.8	V
I <sub>IK</sub>	Input clamp current			-18	mA
I <sub>OH</sub>	High-level output current <sup>1</sup>			-15	mA
I <sub>OL</sub>	Low-level output current <sup>1</sup>			24	mA
T <sub>A</sub>	Operating free-air temperature range	0		70	°C

NOTE:

1. Transient currents will exceed these values in actual operation

4-Way Latched Address Multiplexer

FAST 74F1760

NAPC/ SIGNETICS

29E D

T-66-21-57

## DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER	TEST CONDITIONS <sup>1</sup>		LIMITS			UNIT
				Min	Typ <sup>2</sup>	Max	
$V_{OH}$	High-level output voltage	$V_{CC} = \text{MIN},$ $V_{IL} = \text{MAX},$ $V_{IH} = \text{MIN}$	$I_{OH} = -15\text{mA}$	$\pm 10\%V_{CC}$	2.5		V
				$\pm 5\%V_{CC}$	2.7	3.4	V
			$I_{OH2}^3 = -35\text{mA}$	$\pm 10\%V_{CC}$	2.4		V
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{MIN},$ $V_{IL} = \text{MAX},$ $V_{IH} = \text{MIN}$	$I_{OL} = 24\text{mA}$	$\pm 10\%V_{CC}$	0.35	0.50	V
				$\pm 5\%V_{CC}$	0.35	0.50	V
			$I_{OL2}^4 = 60\text{mA}$	$\pm 10\%V_{CC}$	0.45	0.80	V
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{MIN}, I_I = I_{IK}$			-0.73	-1.2	V
$I_I$	Input current at maximum input voltage	$V_{CC} = 0.0\text{V}, V_I = 7.0\text{V}$				100	$\mu\text{A}$
$I_{IH}$	High-level input current	$V_{CC} = \text{MAX}, V_I = 2.7\text{V}$				20	$\mu\text{A}$
$I_{IL}$	Low-level input current	$V_{CC} = \text{MAX}, V_I = 0.5\text{V}$				-0.6	$\text{mA}$
$I_{OS}$	Short circuit output current <sup>5</sup>	$V_{CC} = \text{MAX}$		-100		-225	$\text{mA}$
$I_{CC}$	Supply current (total)	$V_{CC} = \text{MAX}$			55	75	$\text{mA}$

## NOTES:

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- All typical values are at  $V_{CC} = 5\text{V}, T_A = 25^\circ\text{C}$ .
- $I_{OH2}$  is the current necessary to guarantee a Low to High transition in a  $70\Omega$  transmission line.
- $I_{OL2}$  is the current necessary to guarantee a High to Low transition in a  $70\Omega$  transmission line.
- Not more than one output should be shorted at a time. For testing  $I_{OS}$ , the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests,  $I_{OS}$  tests should be performed last.

4-Way Latched Address Multiplexer

FAST 74F1760

NAPC/ SIGNETICS

29E D

T-66-21-57


AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITION	LIMITS					UNIT
			$T_A = +25^\circ\text{C}$ $V_{CC} = 5\text{V}$ $C_L = 300\text{pF}$ $R_L = 70\Omega$			$T_A = 0^\circ\text{C to } +70^\circ\text{C}$ $V_{CC} = 5\text{V} \pm 10\%$ $C_L = 300\text{pF}$ $R_L = 70\Omega$		
			Min	Typ	Max	Min	Max	
$t_{PLH}$ $t_{PHL}$	Propagation delay $A_n, B_n, C_n, D_n$ to $Q_n$	Waveform 1	4.0	4.5	8.0	4.0	7.0	ns
$t_{PLH}$ $t_{PHL}$	Propagation delay $SEL_n$ to $Q_n$	Waveform 2	4.0	5.5	8.0	4.0	7.0	ns
$t_{PZH}$ $t_{PZL}$	Output Enable time $OE$ to $Q_n$	Waveform 4 Waveform 5	2.0	3.0	4.0	2.0	4.0	ns
$t_{PZH}$ $t_{PZL}$	Output Disable time $OE$ to $Q_n$	Waveform 4 Waveform 5	2.0	3.0	4.0	2.0	4.0	ns

AC SETUP REQUIREMENTS

SYMBOL	PARAMETER	TEST CONDITION	LIMITS					UNIT
			$T_A = +25^\circ\text{C}$ $V_{CC} = 5\text{V}$ $C_L = 300\text{pF}$ $R_L = 70\Omega$			$T_A = 0^\circ\text{C to } +70^\circ\text{C}$ $V_{CC} = 5\text{V} \pm 10\%$ $C_L = 300\text{pF}$ $R_L = 70\Omega$		
			Min	Typ	Max	Min	Max	
$t_s(H)$ $t_s(L)$	Setup time, High or Low $A_n, B_n, C_n, D_n$ to $ALE_n$	Waveform 3	2.0			2.0		ns
$t_h(H)$ $t_h(L)$	Hold time, High or Low $A_n, B_n, C_n, D_n$ to $ALE_n$	Waveform 3	2.0			2.0		ns

AC WAVEFORMS



4-Way Latched Address Multiplexer


FAST 74F1760

NAPC/ SIGNETICS

29E D

TEST CIRCUIT AND WAVEFORMS

T-66-21-57




Test Circuit For 3-State Outputs

SWITCH POSITION

TEST	SWITCH
$t_{PLZ}$	closed
$t_{PZL}$	closed
All other	open

DEFINITIONS

- $R_L$  = Load resistor; see AC CHARACTERISTICS for value.
- $C_L$  = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.
- $R_T$  = Termination resistance should be equal to  $Z_{OUT}$  of pulse generators.



$V_M = 1.5V$   
Input Pulse Definition

FAMILY	INPUT PULSE REQUIREMENTS				
	Amplitude	Rep. Rate	$t_w$	$t_{TLH}$	$t_{THL}$
74F	3.0V	1MHz	500ns	2.5ns	2.5ns