

### PRELIMINARY INFORMATION

April 1986

#### Description

The MC-41256A4 is a 262,144-word by 4-bit NMOS dynamic RAM module, designed to operate from a single +5 V power supply. Advanced dynamic circuitry, including a single-transistor storage cell, 1024 sense amplifiers per data output, multiplexed address buffers, and flexible refresh controls provide good system operating margins.

The MC-41256A4 operates like four  $\mu$ PD41256 standard 256K DRAMs. Refresh is accomplished by performing RAS-only refresh cycles, hidden refresh cycles, CAS before RAS refresh cycles, or normal read or write cycles on the 256 address combinations of A<sub>0</sub>-A<sub>7</sub> during a 4 ms period.

The Single Inline Memory Module (SIMM™) package reduces system cost, enhances reliability, and reduces the size and weight of a system. The SIMM includes four  $\mu$ PD41256s in PLCC packages and two power supply decoupling capacitors.

SIMM is a trade mark of Wang Laboratories.

#### Features


- 262,144-word by 4-bit organization
- Single +5 V  $\pm$  10% power supply
- Standard 22-pin Single Inline Memory Module (SIMM) package
- Incorporates four 256K dynamic RAMs in high-density PLCC packaging ( $\mu$ PD41256L)
- Includes power supply decoupling capacitors
- Low power dissipation: 110 mW standby (max)
- TTL-compatible I/O
- 256 refresh cycles (A<sub>0</sub>-A<sub>7</sub> are refresh address pins)
- Page mode capability

#### Performance Ranges


Device	Max Access Time	Read or Write Cycle Time	Page Mode Cycle Time
MC-41256A4-12	120 ns	220 ns	120 ns
MC-41256A4-15	150 ns	260 ns	145 ns

#### Pin Configuration

**22-Pin SIMM, MC-41256A4A**  
(Glass-epoxy Substrate)



**22-Pin SIMM, MC-41256A4C**  
(Ceramic Substrate)



Single Copy  
Handle With Care

65  
3562  
003562  
ORIG  
NEC

**Pin Identification**


No.	Symbol	Function
1, 6-8, 12-14, 17, 18	A <sub>0</sub> -A <sub>8</sub>	Address inputs
2	V <sub>CC</sub>	Power supply (+5.0 V)
3, 9, 16, 20	D <sub>1</sub> -D <sub>4</sub>	Data inputs
4, 10, 15, 21	Q <sub>1</sub> -Q <sub>4</sub>	Data outputs
5	$\overline{\text{CAS}}$	Column address strobe
11	$\overline{\text{WE}}$	Write enable
19	$\overline{\text{RAS}}$	Row address strobe
22	GND	Ground

**Absolute Maximum Ratings**

Voltage on any pin relative to GND	-1.0 to +7.0 V
Operating temperature, T <sub>OPR</sub> , ambient	0 to +70°C
Storage temperature, T <sub>STG</sub>	-55 to +85°C
Short circuit output current, I <sub>OS</sub>	50 mA
Power dissipation, P <sub>D</sub>	4.0 W

**Comment:** Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Block Diagram**



49-001363C

## Capacitance

$T_A = 0$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $f = 1\text{ MHz}$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input capacitance	$C_{IA}$			40	pF	$A_0$ - $A_8$
Input capacitance	$C_{IR}$			50	pF	$\overline{\text{RAS}}$ , $\overline{\text{WE}}$
Input capacitance	$C_{IC}$			50	pF	$\overline{\text{CAS}}$
Input/output capacitance	$C_{DQ}$			15	pF	$D_1$ - $D_4$ , $Q_1$ - $Q_4$ (Note 1)

### Note:

(1)  $\overline{\text{CAS}} = V_{IH}$  to disable  $D_{OUT}$

## DC Characteristics

$T_A = 0$  to  $+70^\circ\text{C}$ ;  $V_{CC} = 5\text{ V} \pm 10\%$ ,  $\text{GND} = 0\text{ V}$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Supply voltage	$V_{CC}$	4.5	5.0	5.5	V	
Input high voltage	$V_{IH}$	2.4		5.5	V	
Input low voltage	$V_{IL}$	-1.0		0.8	V	
Standby current	$I_{DD2}$			20.0	mA	$\overline{\text{RAS}} = V_{IH}$ , $D_{OUT} = \text{High-Z}$
Input leakage current	$I_{IL}$	-40		40	$\mu\text{A}$	For $A_0$ - $A_8$ , $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{WE}}$ ; $V_{IN} = 0$ to $5.5\text{ V}$ ; other pins = $0\text{ V}$
Data input leakage current	$I_{L(D)}$	-10		10	$\mu\text{A}$	For $D_1$ - $D_4$ ; $V_{IN} = 0$ to $5.5\text{ V}$ ; other pins = $0\text{ V}$
Output leakage current	$I_{OL}$	-10		10	$\mu\text{A}$	$D_{OUT}$ disabled, $V_{OUT} = 0$ to $5.5\text{ V}$
Output low voltage	$V_{OL}$	0		0.4	V	$I_{OUT} = 4.2\text{ mA}$
Output high voltage	$V_{OH}$	2.4		$V_{CC}$	V	$I_{OUT} = -5\text{ mA}$

## AC Characteristics

$T_A = 0$  to  $+70^\circ\text{C}$ ;  $V_{CC} = 5.0\text{ V} \pm 10\%$

Parameter	Symbol	MC-41256A4-12		MC-41256A4-15		Unit	Test Conditions
		Min	Max	Min	Max		
Operating current, average	$I_{CC1}$		332		280	mA	$\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ cycling, $t_{RC} = t_{RC\text{ min}}$ (Note 5)
Operating current, refresh mode, average	$I_{CC3}$		260		212	mA	$\overline{\text{RAS}}$ cycling, $\overline{\text{CAS}} = V_{IH}$ , $t_{RC} = t_{RC\text{ min}}$ (Note 5)
Operating current, page mode, average	$I_{CC4}$		180		140	mA	$\overline{\text{RAS}} = V_{IL}$ , $\overline{\text{CAS}}$ cycling, $t_{PC} = t_{PC\text{ min}}$ (Note 5)
Operating current, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh mode, average	$I_{CC5}$		270		225	mA	$\overline{\text{RAS}}$ cycling, $\overline{\text{CAS}} = V_{IL}$ , $t_{RC} = t_{RC\text{ min}}$ (Note 5)
Random read or write cycle time	$t_{RC}$	220		260		ns	(Note 6)
Read-write cycle time	$t_{RWC}$	265		310		ns	(Note 6)
Page mode cycle time	$t_{PC}$	120		145		ns	(Note 6)
Refresh period	$t_{REF}$		4		4	ms	
Access time from $\overline{\text{RAS}}$	$t_{RAC}$		120		150	ns	(Notes 7, 8)
Access time from $\overline{\text{CAS}}$	$t_{CAC}$		60		75	ns	(Notes 7, 9)
Output buffer turn-off delay	$t_{OFF}$	0	30	0	35	ns	(Note 10)
Transition time (rise and fall)	$t_T$	3	50	3	50	ns	(Note 4)
$\overline{\text{RAS}}$ precharge time	$t_{RP}$	90		100		ns	
$\overline{\text{RAS}}$ pulse width	$t_{RAS}$	120	10000	150	10000	ns	

**AC Characteristics (cont)**

$T_A = 0$  to  $+70^\circ\text{C}$ ;  $V_{CC} = 5.0\text{ V} \pm 10\%$

Parameter	Symbol	MC-41256A4-12		MC-41256A4-15		Unit	Test Conditions
		Min	Max	Min	Max		
RAS hold time	$t_{RSH}$	60		75		ns	
CAS pulse width	$t_{CAS}$	60	10000	75	10000	ns	
CAS hold time	$t_{CSH}$	120		150		ns	
RAS to CAS delay time	$t_{RCD}$	25	60	25	75	ns	(Note 11)
CAS to RAS precharge time	$t_{CRP}$	10		10		ns	(Note 12)
CAS precharge time (non-page mode)	$t_{CPN}$	25		25		ns	
CAS precharge time (page mode)	$t_{CP}$	50		60		ns	
RAS precharge CAS hold time	$t_{RPC}$	0		0		ns	
Row address setup time	$t_{ASR}$	0		0		ns	
Row address hold time	$t_{RAH}$	15		15		ns	
Column address setup time	$t_{ASC}$	0		0		ns	
Column address hold time	$t_{CAH}$	20		25		ns	
Column address hold time referenced to RAS	$t_{AR}$	80		100		ns	
Read command setup time	$t_{RCS}$	0		0		ns	
Read command hold time referenced to RAS	$t_{RRH}$	20		20		ns	(Note 13)
Read command hold time referenced to CAS	$t_{RCH}$	0		0		ns	(Note 13)
Write command hold time	$t_{WCH}$	30		40		ns	
Write command hold time referenced to RAS	$t_{WCR}$	90		115		ns	
Write command pulse width	$t_{WP}$	20		25		ns	
Write command to RAS lead time	$t_{RWL}$	40		45		ns	
Write command to CAS lead time	$t_{CWL}$	40		45		ns	
Data-in setup time	$t_{DS}$	0		0		ns	(Note 14)
Data-in hold time	$t_{DH}$	30		40		ns	(Note 14)
Data-in hold time referenced to RAS	$t_{DHR}$	90		115		ns	
Write command setup time	$t_{WCS}$	0		0		ns	(Note 15)
CAS to WE delay	$t_{CWD}$	60		75		ns	(Note 15)
RAS to WE delay	$t_{RWD}$	120		150		ns	(Note 15)
CAS setup time for CAS before RAS refresh	$t_{CSR}$	10		10		ns	(Note 16)
CAS hold time for CAS before RAS refresh	$t_{CHR}$	30		30		ns	(Note 16)

**Note:**


- (1) All voltages referenced to GND.
- (2) An initial pause of 100  $\mu\text{s}$  is required after power-up, followed by any 8 RAS cycles before proper device operation is achieved.
- (3) AC measurements assume  $t_T = 5\text{ ns}$ .
- (4)  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
- (5)  $I_{CC1}$ ,  $I_{CC3}$ ,  $I_{CC4}$ , and  $I_{CC5}$  depend on output loading and cycle rates. Specified values were obtained with the output open.
- (6) The minimum specifications are used only to indicate the cycle time at which proper operation over the full temperature range ( $T_A = 0$  to  $+70^\circ\text{C}$ ) is assured.
- (7) Load = 2 TTL ( $-1\text{ mA}$ ,  $+4\text{ mA}$ ) loads and 100 pF ( $V_{OH} = 2.0\text{ V}$ ,  $V_{OL} = 0.8\text{ V}$ ).

## AC Characteristics (cont)


- (8) Assumes that  $t_{RCD} \leq t_{RCD}(\text{max})$ . If  $t_{RCD}$  is greater than the maximum recommended value in this table,  $t_{RAC}$  increases by the amount that  $t_{RCD}$  exceeds the value shown.
- (9) Assumes that  $t_{RCD} \geq t_{RCD}(\text{max})$ .
- (10)  $t_{OFF}(\text{max})$  defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{OH}$  or  $V_{OL}$ .
- (11) Operation within the  $t_{RCD}(\text{max})$  limit assures that  $t_{RAC}(\text{max})$  can be met.  $t_{RCD}(\text{max})$  is specified as a reference point only; if  $t_{RCD}$  is greater than  $t_{RCD}(\text{max})$ , access time is controlled exclusively by  $t_{CAC}$ .
- (12) The  $t_{CRP}$  requirement should be applicable for  $\overline{\text{RAS}}/\overline{\text{CAS}}$  cycles preceded by any cycle.
- (13) Either  $t_{RRH}$  or  $t_{RCH}$  must be satisfied for a read cycle.
- (14) These parameters are referenced to the leading edge of  $\overline{\text{CAS}}$  for early write cycles and to the leading edge of  $\overline{\text{WE}}$  for delayed write or read-modify-write cycles.
- (15)  $t_{WCS}$ ,  $t_{CWD}$ , and  $t_{RWD}$  are restrictive operating parameters in read-write/read-modify-write cycles only. If  $t_{WCS} \geq t_{WCS}(\text{min})$ , the cycle is an early write cycle and the data output will remain open circuit throughout the entire cycle. If  $t_{CWD} \geq t_{CWD}(\text{min})$  and  $t_{RWD} \geq t_{RWD}(\text{min})$ , the cycle is a read-write cycle and the data output will contain data read from the selected cell. If neither of the above conditions is met, the condition of the data out (at access time and until  $\overline{\text{CAS}}$  returns to  $V_{IH}$ ) is indeterminate.
- (16)  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  operation is specified.

## Timing Waveforms


### Read Cycle




### Read-Write/Read-Modify-Write Cycle



### Write Cycle (Early Write)




### RAS-Only Refresh Cycle




Timing Waveforms (cont)

Page Mode Read Cycle




83-001661B

Page Mode Write Cycle (Early Write)



83-001662B


Page Mode Read-Write/Read-Modify-Write Cycle




83-001664B

## Timing Waveforms (cont)

### Hidden Refresh Cycle



### CAS Before RAS Refresh Cycle




## MC-41256A4

### Packaging Information

#### 22-Pin SIMM, MC-41256A4A (Glass-epoxy Substrate)


Item	Millimeters	Inches
A	56.52	2.225
B	11.43 max	.450 max
C	2.54	.100
D	.45	.018
E	5.30 max	.209 max
F	.25	.010
G	4.00	.157



83-003205B

#### 22-Pin SIMM, MC-41256A4C (Ceramic Substrate)

Item	Millimeters	Inches
A	56.52	2.225
B	9.70 max	.382 max
C	2.54	.100
D	.45	.018
E	5.08 max	.200 max
F	.25	.010
G	4.00	.157



83-003204B

**NEC**  
**NEC Electronics Inc.**  
 CORPORATE HEADQUARTERS

401 Ellis Street  
 P.O. Box 7241  
 Mountain View, CA 94039  
 TEL 415-980-6000  
 TWX 910-379-6985

For Literature Call Toll Free: 1-800-632-3531  
 1-800-632-3532 (In California)

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics Inc. The information in this document is subject to change without notice. Devices sold by NEC Electronics Inc. are covered by the warranty and patent indemnification provisions appearing in NEC Electronics Inc. Terms and Conditions of Sale only. NEC Electronics Inc. makes no warranty, express, statutory, implied, or by description, regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. NEC Electronics Inc. makes no warranty of merchantability or fitness for any purpose. NEC Electronics Inc. assumes no responsibility for any errors that may appear in this document. NEC Electronics Inc. makes no commitment to update or to keep current the information contained in this document.

NECEL-000567-0486  
 STOCK NO. 600265