


DUAL J-K FLIP FLOP WITH CLEAR

- HIGH SPEED
 $f_{MAX} = 58$ MHz (TYP.) at $V_{CC} = 5V$
- LOW POWER DISSIPATION
 $I_{CC} = 2 \mu A$ (MAX.) at $T_A = 25^\circ C$
- HIGH NOISE IMMUNITY
 $V_{NIH} = V_{NIL} = 28\%$ V_{CC} (MIN.)
- OUTPUT DRIVE CAPABILITY
10 LSTTL LOADS
- SYMMETRICAL OUTPUT IMPEDANCE
 $|I_{OHI}| = |I_{OL}| = 4$ mA (MIN.)
- BALANCED PROPAGATION DELAYS
 $t_{PLH} = t_{PHL}$
- WIDE OPERATING VOLTAGE RANGE
 V_{CC} (OPR) = 2V to 6V
- PIN AND FUNCTION COMPATIBLE
WITH 54/74LS107



DESCRIPTION



The M54/74HC107 is a high speed CMOS DUAL J-K FLIP-FLOP fabricated in silicon gate C²MOS technology. It has the same high speed performance of LSTTL combined with true CMOS low power consumption. These flip-flop are edge sensitive to the clock input and change state on the negative going transition of the clock pulse. Each one has independent J, K, CLOCK, and CLEAR inputs and Q and \bar{Q} outputs. CLEAR is independent of the clock and accomplished by a logic low on the input. All inputs are equipped with protection circuits against static discharge and transient excess voltage.

TRUTH TABLE

INPUTS			OUTPUTS		
CLEAR	CLOCK	J	K	Q	\bar{Q}
L	X	X	X	L	H
H	↓	L	L	NO CHANGE	
H	↓	L	H	L	H
H	↓	H	L	H	L
H	↓	H	H	TOGGLE	
H	↔	X	X	NO CHANGE	


X: DON'T CARE

PIN CONNECTIONS (top view)



NC =
No Internal
Connection

LOGIC DIAGRAM (1/2 Package)



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage	- 0.5 to 7	V
V _I	DC Input Voltage	- 0.5 to V _{CC} + 0.5	V
V _O	DC Output Voltage	- 0.5 to V _{CC} + 0.5	V
I _{IK}	DC Input Diode Current	± 20	mA
I _{OK}	DC Output Diode Current	± 20	mA
I _O	DC Output Source Sink Current Per Output Pin	± 25	mA
I _{CC} or I _{GND}	DC V _{CC} or Ground Current	± 50	mA
P _D	Power Dissipation	500 (*)	mW
T _{stg}	Storage Temperature	- 65 to 150	°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these condition is not implied.

(*) 500 mW: $\leq 65^{\circ}\text{C}$ derate to 300 mW by 10 mW/°C: 65°C to 85°C

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage	2 to 6	V
V _I	Input Voltage	0 to V _{CC}	V
V _O	Output Voltage	0 to V _{CC}	V
T _A	Operating Temperature 74HC Series 54HC Series	- 40 to 85 - 55 to 125	°C
t _r , t _f	Input Rise and Fall Time	V _{CC} { 2 V 0 to 1000 4.5V 0 to 500 6 V 0 to 400	ns


DC SPECIFICATIONS

Symbol	Parameter	V _{CC}	Test Condition	T _A =25°C 54HC and 74HC			-40 to 85°C 74HC		-55 to 125°C 54HC		Unit
				Min.	Typ.	Max.	Min.	Max.	Min.	Max.	
V _{IH}	High Level Input Voltage	2.0 4.5 6.0		1.5 3.15 4.2	— — —	— — —	1.5 3.15 4.2	— — —	1.5 3.15 4.2	— — —	V
V _{IL}	Low Level Input Voltage	2.0 4.5 6.0		— — —	— — —	0.5 1.35 1.8	— — —	0.5 1.35 1.8	— — —	0.5 1.35 1.8	V
V _{OH}	High Level Output Voltage	2.0 4.5 6.0	V _I	I _O	1.9 4.4 5.9	2.0 4.5 6.0	— — —	1.9 4.4 5.9	— — —	1.9 4.4 5.9	— — —
		4.5 6.0	V _{IH} or V _{IL}	-20 μA	4.18 5.68	4.31 5.8	— —	4.13 5.63	— —	4.10 5.60	— —
		4.5 6.0	V _{IH} or V _{IL}	4.0 mA 5.2 mA	0.17 0.18	0.26 0.26	— —	0.33 0.33	— —	0.40 0.40	— —
		2.0 4.5 6.0	V _I	20 μA	— — —	0 0.1 0.1	— — —	0.1 0.1 0.1	— — —	0.1 0.1 0.1	V
		4.5 6.0	V _{IH} or V _{IL}	4.0 mA 5.2 mA	— —	0.17 0.18	0.26 0.26	— —	0.33 0.33	— —	0.40 0.40
I _I	Input Leakage Current	6.0	V _I =V _{CC} or GND	—	—	±0.1	—	±1	—	±1	μA
I _{CC}	Quiescent Supply Current	6.0	V _I =V _{CC} or GND	—	—	2	—	20	—	40	μA

AC ELECTRICAL CHARACTERISTICS (V_{CC}=5V, T_A=25°C, C_L=15pF, Input t_r=t_f=6ns)

Symbol	Parameter	54HC and 74HC			Unit
		Min.	Typ.	Max.	
t _{TLH} t _{THL}	Output Transition Time		4	8	ns
t _{PLH} t _{PHL}	Propagation Delay Time (CLOCK-Q, \bar{Q})		18	29	ns
t _{PLH} t _{PHL}	Propagation Delay Time (CLEAR-Q, Q)		24	36	ns
f _{MAX}	Maximum Clock Frequency	34	58		MHz

INPUT AND OUTPUT EQUIVALENT CIRCUIT



AC ELECTRICAL CHARACTERISTICS ($C_L = 50\text{pF}$, Input $t_r = t_f = 6\text{ns}$)



Symbol	Parameter	V _{CC}	Test Condition	T _A = 25°C 54HC and 74HC			- 40 to 85°C 74HC		- 55 to 125°C 54HC		Unit
				Min.	Typ.	Max.	Min.	Max.	Min.	Max.	
t _{TLH} T _{THL}	Output Transition Time	2.0		—	30	75	—	95	—	110	ns
		4.5		—	8	15	—	19	—	22	
		6.0		—	7	13	—	16	—	19	
t _{PLH} t _{PHL}	Propagation Delay Time (CLOCK-Q, \bar{Q})	2.0		—	77	165	—	205	—	250	ns
		4.5		—	21	33	—	41	—	50	
		6.0		—	18	28	—	35	—	43	
t _{PLH} t _{PHL}	Propagation Delay Time (CLEAR-Q, \bar{Q})	2.0		—	116	220	—	275	—	330	ns
		4.5		—	29	44	—	55	—	66	
		6.0		—	25	37	—	47	—	56	
f _{MAX}	Maximum Clock Frequency	2.0		6	14	—	4.8	—	4.0	—	MHz
		4.5		30	50	—	24	—	20	—	
		6.0		35	58	—	28	—	24	—	
t _{W(L)}	Minimum Pulse Width (CLEAR)	2.0		—	40	100	—	125	—	150	ns
		4.5		—	10	20	—	25	—	30	
		6.0		—	9	17	—	21	—	26	
t _{W(L)} t _{W(H)}	Minimum Pulse Width (CLOCK)	2.0		—	30	75	—	95	—	110	ns
		4.5		—	8	15	—	19	—	22	
		6.0		—	7	13	—	16	—	19	
t _s	Minimum Set-Up Time	2.0		—	30	75	—	95	—	110	ns
		4.5		—	8	15	—	19	—	22	
		6.0		—	7	13	—	16	—	19	
t _h	Minimum Hold Time	2.0		—	—	0	—	0	—	0	ns
		4.5		—	—	0	—	0	—	0	
		6.0		—	—	0	—	0	—	0	
t _{rem}	Minimum Removal Time (CLEAR)	2.0		—	—	25	—	30	—	40	ns
		4.5		—	—	5	—	6	—	8	
		6.0		—	—	5	—	6	—	7	
C _{IN}	Input Capacitance			—	5	10	—	10	—	10	pF
CPD (*)	Power Dissipation Capacitance			—	46	—	—	—	—	—	pF

Note (*) CPD is defined as the value of the IC's internal equivalent capacitance which is calculated from the operating current consumption without load.



Average operating current can be obtained by the following equation.

$$I_{CC(\text{opr})} = CPD \cdot V_{CC} \cdot f_{IN} + I_{CC}/2 \text{ per F/F}$$

SWITCHING CHARACTERISTICS TEST WAVEFORM



SWITCHING CHARACTERISTICS TEST WAVEFORMS

TEST CIRCUIT I_{CC} (Opr.)

TRANSITION TIME OF INPUT WAVEFORM IS THE SAME AS THAT IN CASE OF SWITCHING CHARACTERISTICS TEST.