

# M54/74HCT646 M54/74HCT648


# HCT646 OCTAL BUS TRANSCEIVER/REGISTER (3-STATE) HCT648 OCTAL BUS TRANSCEIVER/REGISTER (INVERTING-3 STATE)


- LOW POWER DISSIPATION ICC = 4µA (MAX.) at T<sub>A</sub> = 25°C
- COMPATIBLE WITH TTL OUTPUTS VIH = 2V (MIN) VIL = 0.8V (MAX.)
- OUTPUT DRIVE CAPABILITY 15 LSTTL LOADS
- BALANCED PROPAGATION DELAYS

  tpl H = tpHL
- PIN AND FUNCTION COMPATIBLE WITH 54/74LS646/648


#### DESCRIPTION

The M54/74HCT646/648 are high speed CMOS OCTAL BUS TRANSCEIVERS AND REGISTERS, (3-STATE), fabricated in silicon gate C2MOS technology. They have the same high speed performance of LSTTL, combined with true CMOS low power consumption. These devices consist of bus transceiver circuits with 3-state output, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the "A" or "B" bus will be clocked into the registers on the low-to-high transition of the appropriate clock pin (Clock AB - or Clock BA). Enable (G) and direction (DIR) pins are provided to control the transceiver functions. In the transceiver mode, data present at the highimpedance port may be stored in either register or in both. The select controls (Select AB Select BA) can multiplex stored and real-time (transparent mode) data. The direction control determines which bus will receive data when the enable G is active (low). In the isolation mode (enable G high), "A" data may be stored in one register and/or "B" data may be stored in the other register. When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two buses, A or B, may be driven at a time. All inputs are equipped with protection circuits against static discharge and transient excess voltage. These integrated circuit have totally compatible, input and output characteristics, with standard 54/74 LSTTL logic families. M54HCT/74HCT devices are designed to directly interface HSC<sup>2</sup> MOS systems with TTL and NMOS components. These devices are also plug in replacements for LSTTL devices giving a reduction in power consumption.





## INPUT AND OUTPUT EQUIVALENT CIRCUIT



October 1988

1/7

TRUTH TABLE

M54/74HCT646 (The truth table for M54/74HCT648 is the same as this, but with the outputs inverted)

G	DIR	CAB	СВА	SAB	SBA	Α	В	FUNCTION				
						INPUTS	INPUTS	Both the A bus and the B bus are inputs.				
		х	Х	х	х	Z	Z	The output functions of the A and B bus are disabled.				
Н	×		<u>-</u>	×	х	X INPUTS INPUTS Both the A and B bus are used for in internal flip-flops. Data at the bus will on low to high transition of the clock						
						INPUTS	OUTPUTS	The A bus are inputs and the B bus are outputs.				
		x	X*	L	×	L	L	The data at the A bus are displayed at the B bus.				
		_				н	Н					
			X*	L	х	L	L	The data at the A bus are displayed at the B bus.				
L	Н					н	н	The data of A bus are stored to the internal flip- flops on low to high transition of the clock pulse.				
		х	X*	Н	х	х	Qn	The data stored to the internal flip-flops are displayed at the B bus.				
			X*	н	x	L H	L H	The data at the A bus are stored to the internal flip-flops on low to high transition of the clock pulse. The states of the internal flip-flops output directly to the B bus				
						OUTPUTS	OUTPUTS	The B bus are inputs and the A bus are outputs.				
		X*	×	×	L	L H	L H	The data at the B bus are displayed at the A bus.				
L	L	X*	<u>_</u>	x	L	L H	L H	The data at the B bus are displayed at the A bus. The data of 8 bus are stored to the internal flip-flops on low to high transition of the clock pulse.				
		X*	×	X	Н	Qn	x	The data stored to the internal flip-flops are diplayed at the B bus.				
		X*	<u>_</u>	×	н	L H	L H	The data at the B bus are stored to the internal flip-flops on low to high transition of the clock pulse. The states of the internal flip-flops output directly to the A bus.				

X : DON'T CARE.


Z: HIGH IMPEDANCE.

QN: THE DATA STORED TO THE INTERNAL FLIP-FLOPS BY MOST RECENT LOW TO HIGH TRANSITION OF THE


CLOCK INPUTS.

\* : THE DATA AT THE A AND B BUS WILL BE STORED TO THE INTERNAL FLIP-FLOPS ON EVERY LOW TO TRANSITION OF THE CLOCK INPUTS.

# **LOGIC DIAGRAM (HCT648)**



#### **TIMING CHART**



SGS-THOMSON 3/7
NICRORLECTRONICS 663

This Material Copyrighted By Its Respective Manufacturer

### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	Supply Voltage	-0.5 to 7	V
VL	DC Input Voltage	- 0.5 to V <sub>CC</sub> + 0.5	V
Vo	DC Output Voltage	-0.5 to V <sub>CC</sub> +0.5	V
lik	DC Input Diode Current	± 20	mA
lok	DC Output Diode Current	± 20	mA
lo	DC Output Source Sink Current Per Output Pin	± 35	mA
I <sub>CC</sub> or I <sub>GND</sub>	DC V <sub>CC</sub> or Ground Current	± 70	mA
PD	Power Dissipation	500 (*)	mW
Tstg	Storage Temperature	- 65 to 150	°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these condition is not implied.

(\*) 500 mW: ≅65°C derate to 300 mW by 10 mW/°C: 65°C to 85°C

# RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Limit	Unit
Vcc	Supply Voltage	4.5 to 5.5	V
Vı	Input Voltage	0 to V <sub>CC</sub>	V
v <sub>o</sub>	Output Voltage	0 to V <sub>CC</sub>	V
TA	Operating Temperature 74HC Series 54HC Series	- 40 to 85 - 55 to 125	°C
t <sub>r</sub> , t <sub>f</sub>	Input Rise and Fall Time	0 to 500	ns

#### DC SPECIFICATIONS

Symbol	` Parameter	V <sub>CC</sub>	Test Condition		T <sub>A</sub> = 25°C 54HC and 74HC			- 40 to 85°C 74HC		– 55 to 125°C 54HC		Unit
					Min.	Тур.	Max.	Min.	Max.	Min.	Max.	
V <sub>IH</sub>	High Level Input Voltage	4.5 to 6.0			2.0	_	_	2.0		2.0	_	٧
V <sub>IL</sub>	Low Level Input Voltage	4.5 to 5.5		-	-	_	0.8		0.8	_	0.8	٧
	High Loyal Output		Vį	lo								
V <sub>OH</sub>	High Level Output Voltage	4.5	V <sub>IH</sub> or	– 20 μA	4.4	4.5	-	4.4	_	4.4	_	v
			VIL	- 6.0 mA	4.18	4.31	T -	4.13	_	4.10		

4/7

SGS-THOMSON MICROELECTRONICS

664

## **DC SPECIFICATIONS (Continued)**

Symbol	Parameter	v <sub>cc</sub>	Test	Condition	T <sub>A</sub> = 25°C 54HC and 74HC			– 40 to 85°C 74HC		– 55 to 125°C 54HC		Unit
					Min.	Тур.	Max.	Min.	Max.	Min.	Max.	
Vai	Low Level Output	4.5	٧ı	lo								
V <sub>OL</sub>	Voltage		V <sub>IH</sub> or	20 μ <b>A</b>	-	0	0.1	_	0.1	_	0.1	v
			V <sub>IL</sub>	6.0 mA	_	0.17	0.26	_	0.33	_	0.40	
IIN	Input Leakage Current*	5.5	V <sub>IN</sub> =	V <sub>CC</sub> or GND	_	-	±0.1	_	± 1	_	±1	μА
loz	3-State Output Off-State Current	4.5		CC or GND V <sub>IH</sub> or V <sub>IL</sub>	_	_	±0.5	_	±5.0	_	± 10.0	
Icc	Quiescent Supply		V <sub>I</sub> =V <sub>CC</sub> or GND		_	-	4	_	40		80	μΑ
Icc	Current	5.5	Per input: V <sub>IN</sub> = 2.4V or 0.5V Other input: V <sub>CC</sub> or GND		_	_	2.0	_	2.9	_	3.0	mA

<sup>\*:</sup> Applicable only to DIR, G, CAB, CBA, SAB, SBA input.

# AC ELECTRICAL CHARACTERISTICS ( $C_L = 50pF$ , Input $t_f = t_f = 6ns$ )

Symbol	Parameter	v <sub>cc</sub>	Test Condition	T <sub>A</sub> = 25°C 54HC and 74HC			- 40 to 85°C 74HC		- 55 to 125°C 54HC		Unit
				Min.	Тур.	Max.	Min.	Max.	Min.	Max.	
t <sub>TLH</sub> t <sub>THL</sub>	Output Transition Time	4.5		_	7	12	_	15	_	18	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Time (BUS-BUS)	4.5			20	31	_	39	_	47	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Time (CLOCK-BUS)	4.5			30	46	_	58	_	69	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Time (SELECT-BUS)	4.5		_	31	48	_	60	1	72	ns
t <sub>W(H)</sub>	Minimum Clock Pulse Width	4.5		_	11	20	_	25	_	30	ns
t <sub>s</sub>	Minimum Data Set-up Time	4.5		_	4	10	_	13	_	15	ns
t <sub>h</sub>	Minimum Data Hold Time	4.5		_	_	5	_	5	_	5	ns

# AC ELECTRICAL CHARACTERISTICS (Continued)

Symbol	Parameter	v <sub>cc</sub>	Test Condition		A = 25° C and 7			85°C HC	– 55 to 125°C 54HC		Unit
				Min.	Тур.	Max.	Min.	Max.	Min.	Max.	
t <sub>PZL</sub>	3-State Output Enable Time (G, BUS)	4.5	$R_L = 1k\Omega$	_	26	38	_	48	_	57	ns
t <sub>PLZ</sub> t <sub>PHZ</sub>	3-State Output Disable Time (G, BUS)	4.5 R <sub>L</sub> = 1kΩ			26	38	_	48	_	57	ns
t <sub>PZL</sub> t <sub>PZH</sub>	3-State Output Enable Time (DIR- BUS)	4.5	$R_L = 1k\Omega$	_	28	40	_	50	_	60	ns
t <sub>PLZ</sub>	3-State Output Disable Time (DIR-BUS)	4.5	$R_L = 1k\Omega$	_	28	40	_	50	_	60	ns
C <sub>IN</sub>	Input Capacitance		*		5	10		10	<u> </u>	10	pF
C <sub>OUT</sub>	Output Capacitance		An, Bn	_	13	_	_	_	_	_	pF
C <sub>PD</sub> (1)	Power Dissipation		HCT646	_	55			<u> </u>	_	<u> </u>	pF
. =	Capacitance		HCT648		52	<u> </u>			<u> </u>	$\perp$ $-$	


<sup>\*:</sup> Applicable only to DIR, G, CAB, CBA, SAB, SBA input.

Note (1): C<sub>PD</sub> is defined as the value of internal equivalent capacitance of IC which is calculated from the operating current consumption without load (refer to Test circuit).

Average operating current can be obtained from the equation hereunder.

 $I_{CC(opr.)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/8$  (per bit)

# SWITCHING CHARACTERISTICS TEST WAVEFORM




6/7


SGS-THOMSON MICROELECTRONICS

666

# SWITCHING CHARACTERISTICS TEST WAVEFORM (Continued)



# TEST CIRCUIT ICC (Opr.)



SGS-THOMSON MICROELECTRONICS

7/7

667