




# 74VHCT273A

## OCTAL D-TYPE FLIP FLOP WITH CLEAR

- HIGH SPEED:  
 $f_{MAX} = 170 \text{ MHz (TYP.)}$  at  $V_{CC} = 5\text{V}$
- LOW POWER DISSIPATION:  
 $I_{CC} = 4 \mu\text{A (MAX.)}$  at  $T_A = 25^\circ\text{C}$
- COMPATIBLE WITH TTL OUTPUTS:  
 $V_{IH} = 2\text{V (MIN.)}$ ,  $V_{IL} = 0.8\text{V (MAX.)}$
- POWER DOWN PROTECTION ON INPUTS & OUTPUTS
- SYMMETRICAL OUTPUT IMPEDANCE:  
 $|I_{OH}| = |I_{OL}| = 8 \text{ mA (MIN.)}$
- BALANCED PROPAGATION DELAYS:  
 $t_{PLH} \approx t_{PHL}$
- OPERATING VOLTAGE RANGE:  
 $V_{CC} (\text{OPR}) = 4.5\text{V to } 5.5\text{V}$
- PIN AND FUNCTION COMPATIBLE WITH 74 SERIES 273
- IMPROVED LATCH-UP IMMUNITY
- LOW NOISE:  $V_{OLP} = 0.9\text{V (Max.)}$

### DESCRIPTION

The 74VHCT273A is an advanced high-speed CMOS OCTAL D-TYPE FLIP FLOP WITH CLEAR fabricated with sub-micron silicon gate and double-layer metal wiring C<sup>2</sup>MOS




technology.  
Information signals applied to D inputs are transferred to the Q outputs on the positive going edge of the clock pulse.

When the CLEAR input is held low, the Q outputs are held low independently of the other inputs.  
Power down protection is provided on all inputs and outputs and 0 to 7V can be accepted on inputs with no regard to the supply voltage. This device can be used to interface 5V to 3V.


All inputs and outputs are equipped with protection circuits against static discharge, giving them 2KV ESD immunity and transient excess voltage.

### PIN CONNECTION AND IEC LOGIC SYMBOLS



# 74VHCT273A

## INPUT EQUIVALENT CIRCUIT



## PIN DESCRIPTION


PIN No	SYMBOL	NAME AND FUNCTION
1	$\overline{\text{CLEAR}}$	Asynchronous Master Reset (Active LOW)
2, 5, 6, 9, 12, 15, 16, 19	Q0 to Q7	Flip-Flop Outputs
3, 4, 7, 8, 13, 14, 17, 18	D0 to D7	Data Inputs
11	CLOCK	Clock Input (LOW-to-HIGH, Edge-Triggered)
10	GND	Ground (0V)
20	V <sub>CC</sub>	Positive Supply Voltage

## TRUTH TABLE

INPUTS			OUTPUTS		FUNCTION
$\overline{\text{CLEAR}}$	D	CLOCK	Q		
L	X	X	L		CLEAR
H	L	—	L		
H	H	—	H		
H	X	—	Q <sub>n</sub>		NO CHANGE

X: Don't Care

## LOGIC DIAGRAM



This logic diagram has not be used to estimate propagation delays

**ABSOLUTE MAXIMUM RATINGS**

<b>Symbol</b>	<b>Parameter</b>	<b>Value</b>	<b>Unit</b>
$V_{CC}$	Supply Voltage	-0.5 to +7.0	V
$V_I$	DC Input Voltage	-0.5 to +7.0	V
$V_O$	DC Output Voltage (see note 1)	-0.5 to +7.0	V
$V_O$	DC Output Voltage (see note 2)	-0.5 to $V_{CC} + 0.5$	V
$I_{IK}$	DC Input Diode Current	- 20	mA
$I_{OK}$	DC Output Diode Current	$\pm 20$	mA
$I_O$	DC Output Current	$\pm 25$	mA
$I_{CC}$ or $I_{GND}$	DC $V_{CC}$ or Ground Current	$\pm 50$	mA
$T_{stg}$	Storage Temperature	-65 to +150	°C
$T_L$	Lead Temperature (10 sec)	300	°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these condition is not implied.

1)  $V_{CC}=0$

2) High or Low State

**RECOMMENDED OPERATING CONDITIONS**

<b>Symbol</b>	<b>Parameter</b>	<b>Value</b>	<b>Unit</b>
$V_{CC}$	Supply Voltage	4.5 to 5.5	V
$V_I$	Input Voltage	0 to 5.5	V
$V_O$	Output Voltage (see note 1)	0 to 5.5	V
$V_O$	Output Voltage (see note 2)	0 to $V_{CC}$	V
$T_{op}$	Operating Temperature	-40 to +85	°C
$dI/dV$	Input Rise and Fall Time (see note 3) ( $V_{CC} = 5.0 \pm 0.5V$ )	0 to 20	ns/V

1)  $V_{CC}=0$

2) High or Low State

3)  $V_{IN}$  from 0.8V to 2V

**DC SPECIFICATIONS**

<b>Symbol</b>	<b>Parameter</b>	<b>Test Conditions</b>		<b>Value</b>					<b>Unit</b>		
		$V_{CC}$ (V)		$T_A = 25^\circ C$		$-40$ to $85^\circ C$					
				<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>			
$V_{IH}$	High Level Input Voltage	4.5 to 5.5		2			2			V	
$V_{IL}$	Low Level Input Voltage	4.5 to 5.5				0.8		0.8		V	
$V_{OH}$	High Level Output Voltage	4.5	$I_O=-50 \mu A$	4.4	4.5		4.4			V	
		4.5	$I_O=8 mA$	3.94			3.8				
$V_{OL}$	Low Level Output Voltage	4.5	$I_O=50 \mu A$		0.0	0.1		0.1		V	
		4.5	$I_O=8 mA$			0.36		0.44			
$I_I$	Input Leakage Current	0 to 5.5	$V_I = 5.5V$ or GND			$\pm 0.1$		$\pm 1.0$		$\mu A$	
$I_{CC}$	Quiescent Supply Current	5.5	$V_I = V_{CC}$ or GND			4		40		$\mu A$	
$\Delta I_{CC}$	Additional Worst Case Supply Current	5.5	One Input at 3.4V, other input at $V_{CC}$ or GND			1.35		1.5		mA	
$I_{OPD}$	Output Leakage Current	0	$V_{OUT} = 5.5V$			0.5		5.0		$\mu A$	

## 74VHCT273A

### AC ELECTRICAL CHARACTERISTICS (Input $t_r = t_f = 3$ ns)

Symbol	Parameter	Test Condition			Value					Unit	
		$V_{CC}$ (V)	$C_L$ (pF)		$T_A = 25^\circ C$		$-40$ to $85^\circ C$				
					Min.	Typ.	Max.	Min.	Max.		
$t_{PLH}$ $t_{PHL}$	Propagation Delay Time CK to Q	5.0 <sup>(*)</sup>	15			5.6	8.2	1.0	10.0	ns	
		5.0 <sup>(*)</sup>	50			6.3	9.2	1.0	11.0		
$t_{PHL}$	Propagation Delay Time CLR to Q	5.0 <sup>(*)</sup>	15			6.9	10.0	1.0	11.6	ns	
		5.0 <sup>(*)</sup>	50			7.7	11.0	1.0	12.6		
$t_w$	CLR pulse Width LOW	5.0 <sup>(*)</sup>			5.0			5.0		ns	
$t_w$	CK pulse Width HIGH or LOW	5.0 <sup>(*)</sup>			5.0			5.0		ns	
$t_s$	Setup Time D to CK HIGH or LOW	5.0 <sup>(*)</sup>			2.0			2.0		ns	
$t_h$	Hold Time D to CK HIGH or LOW	5.0 <sup>(*)</sup>			2.0			2.0		ns	
$t_{REM}$	Removal Time CLR to CK	5.0 <sup>(*)</sup>			1.0			1.0		ns	
$f_{MAX}$	Maximum Clock Frequency	5.0 <sup>(*)</sup>	15		75	170		65		MHz	
		5.0 <sup>(*)</sup>	50		50	160		45			
$t_{OSLH}$ $t_{OSH}$	Output to Output Skew Time (note 1)	5.0 <sup>(*)</sup>	50				1.0		1.0	ns	

(\*) Voltage range is  $5V \pm 0.5V$

Note 1: Parameter guaranteed by design.  $t_{SO LH} = |t_{PLHm} - t_{PLHn}|$ ,  $t_{SO HL} = |t_{PHLm} - t_{PHLn}|$

### CAPACITIVE CHARACTERISTICS

Symbol	Parameter	Test Conditions		Value					Unit	
				$T_A = 25^\circ C$		$-40$ to $85^\circ C$				
				Min.	Typ.	Max.	Min.	Max.		
$C_{IN}$	Input Capacitance				4	10		10	pF	
$C_{PD}$	Power Dissipation Capacitance (note 1)				15				pF	

1)  $C_{PD}$  is defined as the value of the IC's internal equivalent capacitance which is calculated from the operating current consumption without load. (Refer to Test Circuit). Average operating current can be obtained by the following equation.  $I_{CC(\text{opr})} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/8$  (per Flip-Flop)

### DYNAMIC SWITCHING CHARACTERISTICS


Symbol	Parameter	Test Conditions		Value					Unit		
		$V_{CC}$ (V)		$T_A = 25^\circ C$		$-40$ to $85^\circ C$					
				Min.	Typ.	Max.	Min.	Max.			
$V_{OLP}$ $V_{OLV}$	Dynamic Low Voltage Quiet Output (note 1, 2)	5.0	$C_L = 50$ pF		0.6	0.9			V		
				-0.9	-0.6						
$V_{IHD}$	Dynamic High Voltage Input (note 1, 3)			2.0							
						0.8					
$V_{ILD}$	Dynamic Low Voltage Input (note 1, 3)	5.0									

1) Worst case package.


2) Max number of outputs defined as (n). Data inputs are driven 0V to 3.0V, (n-1) outputs switching and one output at GND.

3) Max number of data inputs (n) switching. (n-1) switching 0V to 3.0V. Inputs under test switching: 3.0V to threshold ( $V_{ILD}$ ), 0V to threshold ( $V_{IHD}$ ),  $f=1$ MHz.

## TEST CIRCUIT




$C_L = 15/50 \text{ pF}$  equivalent (includes jig and probe capacitance)  
 $R_T = Z_{\text{out}}$  of pulse generator (typically  $50\Omega$ )


WAVEFORM 1: PROPAGATION DELAYS, SETUP AND HOLD TIMES ( $f=1\text{MHz}$ ; 50% duty cycle)

## 74VHCT273A

WAVEFORM 2: PROPAGATION DELAYS (f=1MHz; 50% duty cycle)




WAVEFORM 3: REMOVAL TIME (f=1MHz; 50% duty cycle)



## SO-20 MECHANICAL DATA

DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A			2.65			0.104
a1	0.10		0.20	0.004		0.007
a2			2.45			0.096
b	0.35		0.49	0.013		0.019
b1	0.23		0.32	0.009		0.012
C		0.50			0.020	
c1		45 (typ.)				
D	12.60		13.00	0.496		0.512
E	10.00		10.65	0.393		0.419
e		1.27			0.050	
e3		11.43			0.450	
F	7.40		7.60	0.291		0.299
L	0.50		1.27	0.19		0.050
M			0.75			0.029
S		8 (max.)				



P013L

## TSSOP20 MECHANICAL DATA

DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A			1.1			0.433
A1	0.05	0.10	0.15	0.002	0.004	0.006
A2	0.85	0.9	0.95	0.335	0.354	0.374
b	0.19		0.30	0.0075		0.0118
c	0.09		0.2	0.0035		0.0079
D	6.4	6.5	6.6	0.252	0.256	0.260
E	6.25	6.4	6.5	0.246	0.252	0.256
E1	4.3	4.4	4.48	0.169	0.173	0.176
e		0.65 BSC			0.0256 BSC	
K	0°	4°	8°	0°	4°	8°
L	0.50	0.60	0.70	0.020	0.024	0.028

