

## 12-Bit 200 kSPS Complete Sampling ADC

AD678\*

#### **FEATURES**

AC and DC Characterized and Specified
(K, B and T Grades)
200k Conversions per Second
1 MHz Full Power Bandwidth
500 kHz Full Linear Bandwidth
72 dB S/N+D (K, B, T Grades)
Twos Complement Data Format (Bipolar Mode)
Straight Binary Data Format (Unipolar Mode)
10 MΩ Input Impedance
8-Bit or 16-Bit Bus Interface
On-Board Reference and Clock
10 V Unipolar or Bipolar Input Range
Commercial, Industrial and Military Temperature
Range Grades
MIL-STD-883 Compliant Versions Available

#### PRODUCT DESCRIPTION

The AD678 is a complete, multipurpose 12-bit monolithic analog-to-digital converter, consisting of a sample-hold amplifier (SHA), a microprocessor compatible bus interface, a voltage reference and clock generation circuitry.

The AD678 is specified for ac (or "dynamic") parameters such as S/N+D ratio, THD and IMD which are important in signal processing applications. In addition, the AD678K, B and T grades are fully specified for dc parameters which are important in measurement applications.

The AD678 offers a choice of digital interface formats; the 12 data bits can be accessed by a 16-bit bus in a single read operation or by an 8-bit bus in two read operations (8+4), with right or left justification. Data format is straight binary for unipolar mode and twos complement binary for bipolar mode. The input has a full-scale range of 10 V with a full power bandwidth of 1 MHz and a full linear bandwidth of 500 kHz. High input impedance (10 M $\Omega$ ) allows direct connection to unbuffered sources without signal degradation.


This product is fabricated on Analog Devices' BiMOS process, combining low power CMOS logic with high precision, low noise bipolar circuits; laser-trimmed thin-film resistors provide high accuracy. The converter utilizes a recursive subranging algorithm which includes error correction and flash converter circuitry to achieve high speed and resolution.

The AD678 operates from +5 V and  $\pm 12$  V supplies and dissipates 560 mW (typ). The AD678 is available in 28-pin plastic DIP, ceramic DIP, and 44 J-leaded ceramic surface mount packages.

Screening to MIL-STD-883C Class B is also available.

\*Protected by U.S. Patent Nos. 4,804,960; 4,814,767; 4,833,345; 4,250,445; 4,808,908; RE30,586.

#### FUNCTIONAL BLOCK DIAGRAM



#### PRODUCT HIGHLIGHTS

- COMPLETE INTEGRATION: The AD678 minimizes external component requirements by combining a high speed sample-hold amplifier (SHA), ADC, 5 V reference, clock and digital interface on a single chip. This provides a fully specified sampling A/D function unattainable with discrete designs.
- 2. SPECIFICATIONS: The AD678K, B and T grades provide fully specified and tested ac and dc parameters. The AD678J, A and S grades are specified and tested for ac parameters; dc accuracy specifications are shown as typicals. DC specifications (such as INL, gain and offset) are important in control and measurement applications. AC specifications (such as S/N+D ratio, THD and IMD) are of value in signal processing applications.
- 3. EASE OF USE: The pinout is designed for easy board layout, and the choice of single or two read cycle output provides compatibility with 16- or 8-bit buses. Factory trimming eliminates the need for calibration modes or external trimming to achieve rated performance.
- RELIABILITY: The AD678 utilizes Analog Devices' monolithic BiMOS technology. This ensures long term reliability compared to multichip and hybrid designs.
- UPGRADE PATH: The AD678 provides the same pinout as the 14-bit, 128 kSPS AD679 ADC.

## AD678—SPECIFICATIONS

# AC SPECIFICATIONS $f_{IM}^{(T_{min})}$ to $f_{max}$ , $V_{CC}=+12$ V $\pm$ 5%, $V_{EE}=-12$ V $\pm$ 5%, $V_{00}=+5$ V $\pm$ 10%, $f_{SAMPLE}=200$ kSPS, $f_{IM}=10.06$ kHz unless otherwise noted)<sup>1</sup>

	AD678J/A/S			A	3/T		
Parameter	Min	Тур	Max	Min	Тур	Max	Units
SIGNAL-TO-NOISE AND DISTORTION (S/N+D) RATIO <sup>2</sup> -0.5 dB Input (Referred to -0 dB Input) -20 dB Input (Referred to -20 dB Input) -60 dB Input (Referred to -60 dB Input)	70	71 51 11		72	73 53 13		dB dB dB
TOTAL HARMONIC DISTORTION (THD) <sup>3</sup>		-88 0.004	-80 0.010		-88 0.004	- <b>80</b> 0.010	dB %
PEAK SPURIOUS OR PEAK HARMONIC COMPONENT	1	-87	-80		87	-80	dB
FULL POWER BANDWIDTH		1			1		MHz
FULL LINEAR BANDWIDTH	500			500			kHz
INTERMODULATION DISTORTION (IMD) <sup>4</sup> 2nd Order Products 3rd Order Products		-85 -90	-80 -80		-85 -90	-80 -80	dB dB

#### NOTE

## **DIGITAL SPECIFICATIONS** (All device types $T_{min}$ to $T_{max}$ , $V_{CC} = +12$ V $\pm$ 5%, $V_{EE} = -12$ V $\pm$ 5%, $V_{DD} = +5$ V $\pm$ 10%)

Param	eter	Test Conditions	Min	Max	Units
LOGIC INPUTS  V <sub>IH</sub> High Level Input Voltage  V <sub>IL</sub> Low Level Input Voltage  I <sub>IH</sub> High Level Input Current  I <sub>IL</sub> Low Level Input Current  C <sub>IN</sub> Input Capacitance		$egin{aligned} V_{IN} &= V_{DD} \ V_{IN} &= 0 \ V \end{aligned}$	2.0 0 -10 -10	V <sub>DD</sub> 0.8 +10 +10	V V μΑ μΑ pF
LOGIO V <sub>OH</sub>	C OUTPUTS High Level Output Voltage	$I_{OH} = 0.1 \text{ mA}$ $I_{OH} = 0.5 \text{ mA}$	4.0		v
$egin{array}{l} V_{ m OL} \ I_{ m OZ} \ C_{ m OZ} \end{array}$	Low Level Output Voltage High Z Leakage Current High Z Output Capacitance	$I_{OL} = 1.6 \text{ mA}$ $V_{IN} = 0 \text{ or } V_{DD}$	-10	0.4 +10 10	V μA pF

#### NOTES

Specifications shown in **boldface** are tested on all devices at final electrical test with worst case supply voltages at  $T_{min}$ ,  $+25^{\circ}C$  and  $T_{max}$ . Results from those tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed, although only those shown in boldface are tested. Specifications subject to change without notice.

<sup>&</sup>lt;sup>1</sup>f<sub>IN</sub> amplitude = -0.5 dB (9.44 V p-p) bipolar mode full scale unless otherwise indicated. All measurements referred to a -0 dB (9.997 V p-p) input signal unless otherwise indicated.

<sup>&</sup>lt;sup>2</sup>See Figures 13 and 14 for higher frequencies and other input amplitudes.

<sup>3</sup>See Figure 12

 $<sup>^4</sup>$ f<sub>A</sub> = 9.08 kHz, f<sub>B</sub> = 9.58 kHz, with f<sub>SAMPLE</sub> = 200 KSPS. See Definition of Specifications section and Figure 16.

Specifications subject to change without notice.

**DC SPECIFICATIONS** ( $T_{min}$  to  $T_{max}$ ,  $V_{CC} = +12$  V  $\pm$  5%,  $V_{EE} = -12$  V  $\pm$  5%,  $V_{DD} = +5$  V  $\pm$  10% unless otherwise indicated)

	AD678J/A/S						
Parameter	Min	Тур	Max	Min	AD678K/B/I	Max	Units
TEMPERATURE RANGE		1					<del> </del>
J, K Grades	0		+70	0		+70	°C
A, B Grades	-40	1	+85	-40		+85	∘č
S, T Grades	-55		+125	-55		+125	°C
ACCURACY	1	-		<del>                                     </del>	-		
Resolution	12			12			Bits
Integral Nonlinearity (INL)	12	±1		12	±0.7	1	LSB
Differential Nonlinearity (DNL)	12	-1		12	±0.7	±1	Bits
Unipolar Zero Error (@ +25°C) <sup>1</sup>	12	±4		12	±2	±3	LSB
Bipolar Zero Error (@ +25°C) <sup>1</sup>		±4			±3	±5	LSB
Gain Error (@ +25°C) <sup>1, 2</sup>		±4			±3	±6	LSB
Temperature Drift						_ ±0	LSD
Unipolar/Bipolar Zero							į
J, K Grades		±2			±2	±4	LSB
A, B Grades		±4			±3	±4	LSB
S, T Grades		±5			±4	±5	LSB
Gain <sup>3</sup>		-5				2.3	LSD
J, K Grades		±4			±4	±6	LSB
A, B Grades		±7			±5	±7	LSB
S, T Grades		±10			±8	±10	LSB
Gain <sup>4</sup>		_10			-6	±10	LSB
J, K Grades	1	±2			±2	±4	LSB
A, B Grades		±4			±3	±4	LSB
S, T Grades		±6			±5	±6	LSB
ANALOG INPUT	<del> </del>		<del> </del>				- 202
Input Ranges	1						
Unipolar Range	0		+10	0		+10	v
Bipolar Range	-5		+5	-5		+5	v
Input Resistance		10	,,,		10	Τ,	MΩ
Input Capacitance		10			10		pF
Input Settling Time	!		1		10	1	μs
Aperture Delay		10	1		10	•	ns
Aperture Jitter		150			150		ps
INTERNAL VOLTAGE REFERENCE				+	150		Po
Output Voltage <sup>5</sup>	4.98		5.03	4.98		5.03	.,
External Load	4.70		5.02	4.70		5.02	V
Unipolar Mode			+1.5			+1.5	4
Bipolar Mode			+0.5			+0.5	mA
·	ļ	ļ	10.5	-	<b>ļ.</b>	<b>+0.</b> 3	mA
POWER SUPPLIES				1			
Power Supply Rejection						_	
$V_{CC} = +12 V \pm 5\%$		±2				±2	LSB
$V_{EE} = -12 V \pm 5\%$		±2				±2	LSB
$V_{DD}^{-} = +5 \text{ V} \pm 10\%$		±2				±2	LSB
Operating Current		10	20		1.0		
I <sub>CC</sub>		18	20		18	20	mA
I <sub>EE</sub>		25 8	34 12		25	34	mA
I <sub>DD</sub> Power Consumption		560	745		8 560	12	mA
1 ower Consumption	<u> </u>	000	/43	1	000	745	mW

#### NOTES

REV. A

ANALOG-TO-DIGITAL CONVERTERS 2-139

<sup>&</sup>lt;sup>1</sup>Adjustable to zero. See Figures 6 and 7.

<sup>&</sup>lt;sup>2</sup>Includes internal voltage reference error.
<sup>3</sup>Includes internal voltage reference drift.

<sup>&</sup>lt;sup>4</sup>Excludes internal voltage reference drift.

<sup>&</sup>lt;sup>5</sup>With maximum external load applied.

Specifications subject to change without notice.

Specifications shown in boldface are tested on all devices at final electrical test with worst case supply voltages at T<sub>min</sub>; +25°C and T<sub>max</sub>. Results from those tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed, although only those shown in boldface are tested.


# TIMING SPECIFICATIONS (All grades, $T_{min}$ to $T_{max}$ , $V_{CC}=+12$ V $\pm$ 5%, $V_{EE}=-12$ V $\pm$ 5%, $V_{DD}=+5$ V $\pm$ 10% unless otherwise noted)

Parameter	Symbol	Min	Max	Units
SC Delay	t <sub>sc</sub>	50		ns
Conversion Time	t <sub>C</sub>	3.0	4.4	μς
Conversion Rate <sup>1</sup>	t <sub>CR</sub>		5	μs
Convert Pulse Width	t <sub>CP</sub>	97		ns
Aperture Delay	t <sub>AD</sub>	5	20	ns
Status Delay	t <sub>SD</sub>	0	400	ns
Access Time <sup>2, 3</sup>	t <sub>BA</sub>	10	100	ns
Treess Time	Bu	10	574	ns
Float Delay <sup>5</sup>	t <sub>FD</sub>	10	80	ns
Output Delay	t <sub>op</sub>		0	ns
Format Setup <sup>6</sup>	t <sub>FS</sub>	47	†	ns
OE Delay <sup>6</sup>	t <sub>OE</sub>	0		ns
Read Pulse Width <sup>6</sup>	t <sub>RP</sub>	97		ns
Conversion Delay	t <sub>CD</sub>	150		ns
EOCEN Delay	t <sub>EO</sub>	0		ns

#### NOTES

Specifications subject to change without notice.

Specifications shown in boldface are tested on all devices at final electrical test with worst case supply voltages at T<sub>min</sub>, +25°C and T<sub>max</sub>. Results from those tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed, although only those shown in boldface are tested.



#### NOTES

IN ASYNCHRONOUS MODE, STATE OF CS DOES NOT AFFECT OPERATION. SEE THE START CONVERSION TRUTH TABLE FOR DETAILS.

PEOCEN = LOW; SEE FIGURE 2. IN SYNCHRONOUS MODE, EOC IS A THREE-STATE OUTPUT. IN ASYNCHRONOUS MODE, EOC IS AN OPEN DRAIN OUTPUT. <sup>3</sup>DATA SHOULD NOT BE ENABLED DURING A CONVERSION.

Figure 1. Conversion Timing




Figure 2. EOC Timing

TEST		COUT
ACCESS TIME HIGH Z TO LOGIC LOW	5 V	100 pF
FLOAT TIME LOGIC HIGH TO HIGH Z ACCESS TIME HIGH Z TO LOGIC HIGH	0 V	10 pF
ACCESS TIME HIGH Z TO LOGIC HIGH	οv	100 pF
FLOAT TIME LOGIC LOW TO HIGH Z	5 V	10 pF




Figure 3. Load Circuit for Bus Timing Specifications

<sup>&</sup>lt;sup>1</sup>Includes acquisition time.

<sup>&</sup>lt;sup>2</sup>Measured from the falling edge of OE/EOCEN (0.8 V) to the time at which the data lines/EOC cross 2.0 V or 0.8 V. See Figure 3.

 $<sup>{}^{3}</sup>C_{OUT} = 100 \text{ pF}.$ 

C<sub>OUT</sub> = 50 pF.

SMeasured from the rising edge of OE/EOCEN (2.0 V) to the time at which the output voltage changes by 0.5 V. See Figure 3; COUT = 10 pF.

<sup>&</sup>lt;sup>6</sup>See Figures 4 and 5.

#### ABSOLUTE MAXIMUM RATINGS\*

Specification	With Respect To	Min	Max	Units
$\overline{V_{CC}}$	AGND	-0.3	+18	v
V <sub>EE</sub>	AGND	18	+0.3	V
$V_{CC}^{-}$	$V_{EE}$	-0.3	+26.4	v
$V_{DD}$	DGND	0	+7	V
AGND	DGND	-1	+1	v
AIN, REF <sub>IN</sub>	AGND	VEE	$v_{cc}$	v
Digital Inputs	DGND	-0.5	+7	v
Digital Outputs	DGND	-0.5	$V_{DD} + 0.3$	v
Max Junction	1		55	
Temperature			175	°C

Specification	With Respect To		Max	Units
Operating Temperature				
J and K Grades	i	0	+70	°C
A and B Grades		-40	+85	°C
S and T Grades		-55	+125	°C
Storage Temperature		-65	+150	°C
Lead Temperature				-
(10 sec max)			+300	°C

\*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ESD SENSITIVITY**

The AD678 features input protection circuitry consisting of large "distributed" diodes and polysilicon series resistors to dissipate both high energy discharges (Human Body Model) and fast, low energy pulses (Charged Device Model). Per Method 3015.2 of MIL-STD-883C, the AD678 has been classified as a Category 1 device.

Proper ESD precautions are strongly recommended to avoid functional damage or performance degradation. Charges as high as 4000 volts readily accumulate on the human body and test equipment and discharge without detection. Unused devices must be stored in conductive foam or shunts, and the foam should be discharged to the destination socket before devices are removed. For further information on ESD precautions, refer to Analog Devices' ESD Prevention Manual.




#### ORDERING GUIDE

Model <sup>1</sup>	Package	Temperature Range	Tested and Specified	Package Option <sup>2</sup>
AD678JN	28-Pin Plastic DIP	0°C to +70°C	AC	N-28A
AD678KN	28-Pin Plastic DIP	0°C to +70°C	AC + DC	N-28A
AD678JD	28-Pin Ceramic DIP	0°C to +70°C	AC	D-28A
AD678KD	28-Pin Ceramic DIP	0°C to +70°C	AC + DC	D-28A
AD678AD	28-Pin Ceramic DIP	-40°C to +85°C	AC	D-28A
AD678BD	28-Pin Ceramic DIP	-40°C to +85°C	AC + DC	D-28A
AD678AJ	44-Lead Ceramic JLCC	-40°C to +85°C	AC	J-44
AD678BJ	44-Lead Ceramic JLCC	-40°C to +85°C	AC + DC	J-44
AD678SJ	44-Lead Ceramic JLCC	−55°C to +125°C	AC	J-44
AD678TJ	44-Lead Ceramic JLCC	−55°C to +125°C	AC + DC	J-44
AD678SD	28-Pin Ceramic DIP	-55°C to +125°C	AC	D-28A
AD678TD	28-Pin Ceramic DIP	−55°C to +125°C	AC + DC	D-28A

#### NOTES

<sup>1</sup>For details on grade and package offerings screened in accordance with MIL-STD-883, refer to Analog Devices Military Products Databook or /883 data sheet.

<sup>2</sup>N = Plastic DIP; D = Ceramic DIP; J = J-Leaded Ceramic Chip Carrier. For outline information see Package Information section.



Functional Block Diagram

REV. A

ANALOG-TO-DIGITAL CONVERTERS 2-141


## **AD678**

#### PIN DESCRIPTION

Symbol	28-Pin DIP Pin No.	44-Lead JLCC Pin No.	Туре	Name and Function
AGND	7	11	P	Analog Ground. This is the ground return for AIN only.
AIN	6	10	ΑI	Analog Signal Input.
BIPOFF	10	15	ΑI	Bipolar Offset. Connect to AGND for $+10$ V input unipolar mode and straight binary output coding. Connect to REF <sub>OUT</sub> through 50 $\Omega$ resistor for $\pm 5$ V input bipolar mode and twos complement binary output coding. See Figures 7 and 8.
CS	4	6	DI	Chip Select. Active LOW.
DGND	14	23	P	Digital Ground
DB11-DB4	26–19	40, 39, 37, 36 35, 34, 33, 31	DO	Data Bits 11 through 4. In 12-bit format (see 12/8 pin), these pins provide the upper 8 bits of data. In 8-bit format, these pins provide all 12 bits in two bytes (see R/L pin). Active HIGH.
DB3, DB2	18, 17	30, 27	DO	Data Bits 3 and 2. In 12-bit format, these pins provide Data Bit 3 and Data Bit 2. Active HIGH. In 8-bit format they are undefined and should be tied to V <sub>DD</sub> .
DB1 $(R/\overline{L})$	16	26	DO	In 12-bit format, Data Bit 1. Active HIGH.
DB0 (HBE)	15	25	DO	In 12-bit format, Data Bit 0. Active HIGH.
EOC	27	42	DO	End-of-Convert. EOC goes LOW when a conversion starts and goes HIGH when the conversion is finished. In asynchronous mode, $\underline{EOC}$ is an open drain output and requires an external 3 k $\Omega$ pull-up resistor. See $\overline{EOCEN}$ and SYNC pins for information on EOC gating.
EOCEN	1	1	DI	End-Of-Convert Enable. Enables EOC pin. Active LOW.
HBE (DB0)	15	25	DI	In 8-bit format, High Byte Enable. If LOW, output contains high byte. If HIGH, output contains low byte.
ŌĒ	2	3	DI	Output Enable. The falling edge of $\overline{OE}$ enables DB11-DB0 in 12-bit format and DB11-DB4 in 8-bit format. Gated with $\overline{CS}$ . Active LOW.
REFIN	9	14	ΑI	Reference Input. +5 V input gives 10 V full scale range.
REFOUT	8	12	AO	+5 V Reference Output. Tied to REF <sub>IN</sub> through 50 $\Omega$ resistor for normal operation.
R/L (DB1)	16	26	DI	In 8-bit format, Right/Left justified. Sets alignment of 12-bit result within 16-bit field. Tied to $V_{\mathrm{DD}}$ for right-justified output and tied to DGND for left-justified output.
$\overline{SC}$	3	5	DI	Start Convert. Active LOW. See SYNC pin for gating.
SYNC	13	21	DI	SYNC Control. If tied to $V_{DD}$ (synchronous mode), $\overline{SC}$ , $\overline{EOC}$ and $\overline{EOCEN}$ are gated by $\overline{CS}$ . If tied to DGND (asynchronous mode), $\overline{SC}$ and $\overline{EOCEN}$ are independent of $\overline{CS}$ and $\overline{EOC}$ is an open drain output. $\overline{EOC}$ requires an external 3 k $\Omega$ pull-up resistor in asynchronous mode.
$V_{CC}$	11	17	P	+12 V Analog Power.
V <sub>EE</sub>	5	8	P	-12 V Analog Power.
V <sub>DD</sub>	28	43	P	+5 V Digital Power.
12/8	12	19	DI	Twelve/eight bit format. If tied HIGH, sets output format to 12-bit parallel. If tied LOW, sets output format to 8-bit multiplexed.
No Connect	-	2, 4, 7, 9, 13, 16, 18, 20, 22, 24, 28, 29, 32, 38, 41, 44	-	These pins are unused and should be connected to DGND or $V_{\mathrm{DD}}$ .

Type: AI = Analog Input; AO = Analog Output; DI = Digital Input (TTL and 5 V CMOS compatible); DO = Digital Output (TTL and 5 V CMOS compatible). All DO pins are three-state drivers; P = Power.

#### PIN CONFIGURATIONS



JLCC PACKAGE

6 5 4 3 2 0 44 43 42 41 40 PIN 1

2-142 ANALOG-TO-DIGITAL CONVERTERS

REV. A

## **Definition of Specifications—AD678**

#### NYQUIST FREQUENCY

An implication of the Nyquist sampling theorem, the "Nyquist Frequency" of a converter is that input frequency which is one-half the sampling frequency of the converter.

#### SIGNAL-TO-NOISE AND DISTORTION (S/N+D) RATIO

S/N+D is the ratio of the rms value of the measured input signal to the rms sum of all other spectral components below the Nyquist frequency, including harmonics but excluding dc.

#### TOTAL HARMONIC DISTORTION (THD)

THD is the ratio of the rms sum of the first six harmonic components to the rms value of a full-scale input signal and is expressed as a percentage or in decibels. For input signals or harmonics that are above the Nyquist frequency, the aliased component is used.

#### PEAK SPURIOUS OR PEAK HARMONIC COMPONENT

The peak spurious or peak harmonic component is the largest spectral component excluding the input signal and dc. This value is expressed in decibels relative to the rms value of a full-scale input signal.

#### INTERMODULATION DISTORTION (IMD)

With inputs consisting of sine waves at two frequencies, fa and fb, any device with nonlinearities will create distortion products, of order (m+n), at sum and difference frequencies of  $mfa \pm nfb$ , where  $m, n=0,1,2,3\ldots$ . Intermodulation terms are those for which m or n is not equal to zero. For example, the second order terms are (fa+fb) and (fa-fb) and the third order terms are (2fa+fb), (2fa-fb), (fa+2fb) and (fa-2fb). The IMD products are expressed as the decibel ratio of the rms sum of the measured input signals to the rms sum of the distortion terms. The two signals applied to the converter are of equal amplitude and the peak value of their sum is -0.5 dB from full scale (9.44 V p-p). The IMD products are normalized to a 0 dB input signal.

#### BANDWIDTH

The full-power bandwidth is that input frequency at which the amplitude of the reconstructed fundamental is reduced by 3 dB for a full-scale input.

The full-linear bandwidth is the input frequency at which the slew rate limit of the sample-hold-amplifier (SHA) is reached. At this point, the amplitude of the reconstructed fundamental has degraded by less than -0.1 dB. Beyond this frequency, distortion of the sampled input signal increases significantly.

The AD678 has been designed to optimize input bandwidth, allowing the AD678 to undersample input signals with frequencies significantly above the converter's Nyquist frequency.

#### APERTURE DELAY

Aperture delay is a measure of the SHA's performance and is measured from the falling edge of Start Convert  $(\overline{SC})$  to when the input signal is held for conversion. In synchronous mode, Chip Select  $(\overline{CS})$  should be LOW before  $\overline{SC}$  to minimize aperture delay.

#### APERTURE JITTER

Aperture jitter is the variation in aperture delay for successive samples and is manifested as noise on the input to the A/D.

#### INPUT SETTLING TIME

Settling time is a function of the SHA's ability to track fast slewing signals. This is specified as the maximum time required in track mode after a full-scale step input to guarantee rated conversion accuracy.

#### DIFFERENTIAL NONLINEARITY (DNL)

In an ideal ADC, code transitions are 1LSB apart. Differential nonlinearity is the maximum deviation from this ideal value. It is often specified in terms of resolution for which no missing codes (NMC) are guaranteed.

#### UNIPOLAR ZERO ERROR

In unipolar mode, the first transition should occur at a level 1/2 LSB above analog ground. Unipolar zero error is the deviation of the actual transition from that point. This error can be adjusted as discussed in the Input Connections and Calibration section.

#### **BIPOLAR ZERO ERROR**

In the bipolar mode, the major carry transition (1111 1111 1111 to 0000 0000 0000 ) should occur at an analog value 1/2 LSB below analog ground. Bipolar zero error is the deviation of the actual transition from that point. This error can be adjusted as discussed in the Input Connections and Calibration section.

#### GAIN ERROR

The last transition should occur at an analog value 1 1/2 LSB below the nominal full scale (9.9963 volts for a 0-10 V range, 4.9963 volts for a ±5 V range). The gain error is the deviation of the actual difference between the first and last code transition from the ideal difference between the first and last code transition. This error can be adjusted as shown in the Input Connections and Calibration section.

#### INTEGRAL NONLINEARITY (INL)

The ideal transfer function for a linear ADC is a straight line drawn between "zero" and "full scale." The point used as "zero" occurs 1/2LSB before the first code transition. "Full scale" is defined as a level 1 1/2LSB beyond the last code transition. Integral nonlinearity is the worst-case deviation of a code from the straight line. The deviation of each code is measured from the middle of that code.

#### POWER SUPPLY REJECTION

Variations in power supply will affect the full-scale transition, but not the converter's linearity. Power Supply Rejection is the maximum change in the full-scale transition point due to a change in power-supply voltage from the nominal value.

#### TEMPERATURE DRIFT

This is the maximum change in the parameter from the initial value (@ 25°C) to the value at  $T_{min}$  or  $T_{max}$ .

REV. A

## **AD678**—Dynamic Performance




Figure 4. Harmonic Distortion vs. Input Frequency




Figure 6. S/N&D vs. Input Frequency and Amplitude




Figure 8. IMD Plot for  $f_{IN} = 9.08$  kHz (fa), 9.58 kHz (fb)




Figure 5. S/N&D vs. Input Amplitude (f<sub>SAMPLE</sub> = 200 kSPS)




Figure 7. Nonaveraged 2048 Point FFT at 200 kSPS,  $f_{\rm IN}=$  49.902 kHz




Figure 9. Power Supply Rejection ( $f_{IN} = 10 \text{ kHz}$ ,  $f_{SAMPLE} = 200 \text{ kSPS}$ ,  $V_{RIPPLE} = 0.1 \text{ V p-p}$ )

#### CONVERSION CONTROL

In synchronous mode (SYNC = HIGH), both Chip Select  $(\overline{CS})$ and Start Convert (SC) must be brought LOW to start a conversion.  $\overline{CS}$  should be LOW  $t_{SC}$  before  $\overline{SC}$  is brought LOW. In asynchronous mode (SYNC = LOW), a conversion is started by bringing  $\overline{SC}$  low, regardless of the state of  $\overline{CS}$ .

Before a conversion is started, End-of-Convert (EOC) is HIGH, and the sample-hold is in track mode. After a conversion is started, the sample-hold goes into hold mode and EOC goes LOW, signifying that a conversion is in progress. During the conversion, the sample-hold will go back into track mode and start acquiring the next sample. EOC goes HIGH when the conversion is finished.

In track mode, the sample-hold will settle to  $\pm 0.01\%$  (12 bits) in 1 µs maximum. The acquisition time does not affect the throughput rate as the AD678 goes back into track mode more than 1 µs before the next conversion. In multichannel systems, the input channel can be switched as soon as EOC goes LOW if the maximum throughput rate is needed.

#### 12-BIT MODE CODING FORMAT (1 LSB = 2.44 mV)

Unipolar ( (Straight l		Bipolar Coding (Twos Complement)				
V <sub>IN</sub> *	Output Code	V <sub>IN</sub> *	Output Code			
0 V	000 0	-5.000 V	100 0			
5.000 V	100 0	-0.002 V	111 1			
9.9976 V	111 1	0.000 V	000 0			
		+2.500 V	010 0			
		+4.9976 V	011 1			

<sup>\*</sup>Code center.

#### **OUTPUT ENABLE TRUTH TABLES**

12-BIT MOI	$DE (12/\overline{8} = HIGH)$
INPUTS	OUTPUT

 $(\overline{CS} \ U \ \overline{OE})$ DB11-DB0 1 High Z 0 Enable 12-Bit Output

#### 8-BIT MODE (12/8 = LOW)

		INPUTS				0	UT	PU7	rs		
	R/L	HBE	(CS U OE)	DB11 DB4							
	x	x	1	High Z							
	1	0	0	0	0	0	0	a	ь	c	d
Unipolar	1	1	0	e	f	g	h	i	j	k	1
Mode	0	0	0	a	ь	c	d	e	f	g	h
	0	1	0	i	j	k	1	0	0	0	0
	1	0	0	a	a	a	a	a	ь	c	d
Bipolar	1	1	0	e	f	g	h	i	j	k	1
Mode	0	0	0	a	ь	С	d	e	f	g	h
	0	1	0	i	j	k	1	0	0	0	0

#### NOTES

1 = HIGH voltage level. a = MSB.

0 = LOW voltage level. 1 = LSB.

X = Don't care. U = Logical OR.

#### END-OF-CONVERT

In asynchronous mode, End-of-Convert (EOC) is an open drain output (requiring a minimum 3 k $\Omega$  pull-up resistor) enabled by End-of-Convert ENable (EOCEN). In synchronous mode, EOC is a three-state output which is enabled by EOCEN and CS. See the Conversion Status Truth Table for details. Access (tBA) and float (t<sub>FD</sub>) timing specifications do not apply in asynchronous mode where they are a function of the time constant formed by the 10 pF output capacitance and the pull-up resistor.

#### START CONVERSION TRUTH TABLE

	INPUTS			
	SYNC	CS	SC	STATUS
Synchronous Mode	1	1	Х	No Conversion
	1	0		Start Conversion
	1		0	Start Conversion (Not Recommended)
	1	0	0	Continuous Conversion (Not Recommended)
Asynchronous Mode	0	х	1	No Conversion
	0	X		Start Conversion
	0	X	0	Continuous Conversion (Not Recommended)

#### NOTES

1 = HIGH voltage level.

0 = LOW voltage level.

X = Don't care

= HIGH to LOW transition. Must stay low for t = t<sub>CP</sub>.

#### CONVERSION STATUS TRUTH TABLE

	INPUTS			OUTPUT	_
	SYNC	<u>CS</u>	EOCEN	EOC	STATUS
Synchronous Mode	1	0	0	0	Converting
	1	0	0	1	Not Converting
	1	1	x	High Z	Either
	1	x	1	High Z	Either
Asynchronous Mode*	0	х	0	0	Converting
	0	х	0	High Z	Not Converting
	0	X	1	High Z	Either

#### NOTES

1 = HIGH voltage level.

0 = LOW voltage level.

X = Don't care.

\*EOC requires a pull-up resistor in asynchronous mode.

REV. A

ANALOG-TO-DIGITAL CONVERTERS 2-145

### **AD678**

#### **OUTPUT ENABLE OPERATION**

The data bits (DB11-DB0) are three-state outputs enabled by Chip Select ( $\overline{CS}$ ) and Output Enable ( $\overline{OE}$ ).  $\overline{CS}$  should be LOW to before  $\overline{OE}$  is brought LOW. Bits DB1 (R/ $\overline{L}$ ) and DB0 ( $\overline{HBE}$ ) are bidirectional. In 12-bit mode they are data output bits. In 8-bit mode they are inputs which define the format of the output register.

In unipolar mode (BIPOFF tied to AGND), the output coding is straight binary. In bipolar mode (BIPOFF tied to REF<sub>OUT</sub>), output coding is twos complement binary.

When EOC goes HIGH, the conversion is completed and the output data may be read. Bringing  $\overline{OE}$  LOW  $t_{OE}$  after  $\overline{CS}$  is brought LOW makes the output register contents available on the data bits. A period of time  $t_{\overline{CD}}$  is required after  $\overline{OE}$  is brought HIGH before the next  $\overline{SC}$  instruction may be issued.

Figure 10 illustrates the 8-bit read mode ( $12/\overline{8} = LOW$ ), where only DB11–DB4 are used as output lines onto an 8-bit bus. The output is read in two steps, with the high byte read first, followed by the low byte. High Byte Enable ( $\overline{HBE}$ ) controls the output sequence. The 12-bit result can be right or left justified depending on the state of  $R/\overline{L}$ .

In 12-bit read mode ( $12/\overline{8}$  = HIGH), a single READ operation accesses all 12 output bits on DB11–DB0 for interface to a 16-bit bus. Figure 11 provides the output timing relationships. Note that  $t_{CR}$  must be observed, in that  $\overline{SC}$  pulses should not be issued at intervals closer than 5  $\mu s$ , Conversion accuracy may deteriorate. For this reason,  $\overline{SC}$  should not be held LOW in an attempt to operate in a continuously converting mode.




Figure 10. Output Timing, 8-Bit Read Mode




Figure 11. Output Timing, 12-Bit Read Mode

#### POWER-UP

The AD678 typically requires 10 µs after power-up to reset internal logic.

## **Application Information**

#### INPUT CONNECTIONS AND CALIBRATION

The high (10 M $\Omega$ ) input impedance of the AD678 eases the task of interfacing to high source impedances or multiplexer channel-to-channel mismatches of up to 1000  $\Omega$ . The 10 V p-p full-scale input range accepts the majority of signal voltages without the need for voltage divider networks which could deteriorate the accuracy of the ADC.

The AD678 is factory trimmed to minimize linearity, offset and gain errors. In unipolar mode, the only external component that is required is a 50  $\Omega$  ±1% resistor. Two resistors are required in bipolar mode. If offset and gain are not critical (as in some ac applications), even these components can be eliminated.

In some applications, offset and gain errors need to be trimmed out completely. The following sections describe the correct procedure for these various situations.

#### UNIPOLAR RANGE INPUTS

Offset and gain errors can be trimmed out by using the configuration shown in Figure 12. This circuit allows approximately  $\pm 25$  mV of offset trim range ( $\pm 10$  LSB) and  $\pm 0.5\%$  of gain trim ( $\pm 20$  LSB).

The first transition (from 0000 0000 0000 to 0000 0000 0001) should nominally occur for an input level of  $\pm 1/2$  LSB (1.22 mV above ground for a 10 V range). To trim unipolar zero to this nominal value, apply a 1.22 mV signal to AIN and adjust R1 until the first transition is located.

The gain trim is done by adjusting R2. If the nominal value is required, apply a signal 1 1/2 LSB below full scale (9.9963 V for a 10 V range) and adjust R2 until the last transition is located (1111 1111 1110 to 1111 1111 1111).

If offset adjustment is not required, BIPOFF should be connected directly to AGND. If gain adjustment is not required, R2 should be replaced with a fixed 50  $\Omega$  ±1% metal film resistor. If REF<sub>OUT</sub> is connected directly to REF<sub>IN</sub>, the additional gain error will be approximately 1%.


#### BIPOLAR RANGE INPUTS

The connections for the bipolar mode are shown in Figure 13. In this mode, data output coding will be in twos-complement binary. This circuit will allow approximately  $\pm 25$  mV of offset trim range ( $\pm 10$  LSB) and  $\pm 0.5\%$  of gain trim range (20 LSB).

Either or both of the trim pots can be replaced with 50  $\Omega$  ± 1% fixed resistors if the AD678 accuracy limits are sufficient for the application. If the pins are shorted together, the additional offset and gain errors will be approximately 1%.

To trim bipolar zero to its nominal value, apply a signal 1/2 LSB below midrange (-1.22 mV for a  $\pm 5$  V range) and adjust R1 until the major carry transition is located (1111 1111 1111 to 0000 0000 0000). To trim the gain, apply a signal 1 1/2 LSB below full scale (+4.9963 V for a  $\pm 5$  V range) and adjust R2 to give the last positive transition (0111 1111 1110 to 0111 1111 1111). These trims are interactive so several iterations may be necessary for convergence.

A single-pass calibration can be done by substituting a bipolar offset trim (error at minus full scale) for the bipolar zero trim (error at midscale), using the same circuit. First, apply a signal 1/2 LSB above minus full scale (-4.9988 V for a  $\pm 5$  V range) and adjust R1 until the minus full-scale transition is located (1000 0000 0000 to 1000 0000 001). Then perform the gain error trim as outlined above.






Figure 12. Unipolar Input Connections with Gain and Offset Trims

Figure 13. Bipolar Input Connections with Gain and Offset Trims

#### **BOARD LAYOUT**

Designing with high-resolution data converters requires careful attention to layout. Trace impedance is a significant issue. At the 12-bit level, a 5 mA current through a 0.5  $\Omega$  trace will develop a voltage drop of 2.5 mV, which is 1 LSB for a 10 V full-scale span. In addition to ground drops, inductive and capacitive coupling need to be considered, especially when high-accuracy analog signals share the same board with digital signals. Finally, power supplies need to be decoupled in order to filter out ac noise.

Analog and digital signals should not share a common path. Each signal should have an appropriate analog or digital return routed close to it. Using this approach, signal loops enclose a small area, minimizing the inductive coupling of noise. Wide PC

tracks, large gauge wire, and ground planes are highly recommended to provide low impedance signal paths. Separate analog and digital ground planes are also desirable, with a single interconnection point to minimize ground loops. Analog signals should be routed as far as possible from digital signals and should cross them at right angles.

The AD678 incorporates several features to help the user's layout. Analog pins ( $V_{\rm EE}$ , AIN, AGND, REF<sub>OUT</sub>, REF<sub>IN</sub>, BI-POFF, V<sub>CC</sub>) are adjacent to help isolate analog from digital signals. In addition, the 10 M $\Omega$  input impedance of AIN minimizes input trace impedance errors. Finally, ground currents have been minimized by careful circuit design. Current through AGND is 200  $\mu$ A, with no code-dependent variation. The current through DGND is dominated by the return current for DB11–DB0 and EOC.

#### SUPPLY DECOUPLING

The AD678 power supplies should be well filtered, well regulated, and free from high-frequency noise. Switching power supplies are not recommended. These supplies generate spikes which can induce noise in the analog system.

Decoupling capacitors should be located as close as possible to all power supply pins. A 10  $\mu$ F tantalum capacitor in parallel with a 0.1  $\mu$ F ceramic provides adequate decoupling. The power supply pins should be decoupled directly to AGND.

An effort should be made to minimize the trace length between the capacitor leads and the respective converter power supply and common pins. The circuit layout should attempt to locate the AD678, associated analog input circuitry and interconnections as far as possible from logic circuitry. A solid analog ground plane around the AD678 will isolate large switching ground currents. For these reasons, the use of wire wrap circuit construction is not recommended; careful printed circuit construction is preferred.

#### GROUNDING

If a single AD678 is used with separate analog and digital ground planes, connect the analog ground plane to AGND and the digital ground plane to DGND keeping lead lengths as short as possible. Then connect AGND and DGND together at the AD678. If multiple AD678s are used or the AD678 shares analog supplies with other components, connect the analog and digital returns together once at the power supplies rather than at each chip. This prevents large ground loops which inductively couple noise and allow digital currents to flow through the analog system.

#### INTERFACING THE AD678 TO MICROPROCESSORS

The I/O capabilities of the AD678 allow direct interfacing to general purpose and DSP microprocessor buses. The asynchronous conversion control feature allows complete flexibility and control with minimal external hardware.

The following examples illustrate typical AD678 interface configurations.

### **AD678**

#### AD678 TO TMS320C25

In Figure 14 the AD678 is mapped into the TMS320C25 I/O space. AD678 conversions are initiated by issuing an OUT instruction to Port 8. EOC status and the conversion result are read in with an IN instruction to Port 8. A single wait state is inserted by generating the processor READY input from  $\overline{\rm IS}$ , Port 8 and  $\overline{\rm MSC}$ . This configuration supports processor clock speeds of 20 MHz and is capable of supporting processor clock speeds of 40 MHz if a NOP instruction follows each AD678 read instruction.

#### AD678 TO 80186

Figure 15 shows the AD678 interfaced to the 80186 microprocessor. This interface allows the 80186's built-in DMA controller to transfer the AD678 output into a RAM based FIFO buffer of any length, with no microprocessor intervention.

In this application the AD678 is configured in the asynchronous mode, which allows conversions to be initiated by an external trigger source independent of the microprocessor clock. After each conversion, the AD678 EOC signal generates a DMA request to Channel 1 (DRQ1). The subsequent DMA READ operation resets the interrupt latch. The system designer must assign a sufficient priority to the DMA channel to ensure that the DMA request will be serviced before the completion of the next conversion. This configuration can be used with 6-MHz and 8-MHz 80186 processors.

#### AD678 TO ANALOG DEVICES ADSP-2101

Figure 16 demonstrates the AD678 interfaced to an ADSP-2101. With a clock frequency of 12.5 MHz, and instruction execution in one 80 ns cycle, the digital signal processor supports the AD678 interface with one wait state.

The converter is configured to run asynchronously using a sampling clock. The EOC output of the AD678 gets asserted at the end of each conversion and causes an interrupt. Upon interrupt, the ADSP-2101 immediately asserts its FO pin LOW. In the following cycle, the processor starts a data memory read by providing an address on the DMA bus. The decoded address generates  $\overline{\rm OE}$  for the converter, and the high byte of the conversion result is read over the data bus. The read operation is extended with one wait state and thus started and completed within two processor cycles (160 ns). Next, the ADSP-2101 asserts its FO pin HIGH. This allows the processor to start reading the lower byte of data. This read operation executes in a similar manner to the first and is completed during the next 160 ns.

#### AD678 TO ANALOG DEVICES ADSP-2100A

Figure 17 demonstrates the AD678 interfaced to an ADSP-2100A. With a clock frequency of 12.5 MHz, and instruction execution in one 80 ns cycle, the digital signal processor will support the AD678 data memory interface with three hardware wait states.

The converter is configured to run asynchronously using a sampling clock. The EOC output of the AD678 gets asserted at the end of each conversion and causes an interrupt. Upon interrupt, the ADSP-2100A immediately executes a data memory write instruction which asserts  $\overline{HBE}$ . In the following cycle, the processor starts a data memory read (high byte read) by providing an address on the DMA bus. The decoded address generates  $\overline{OE}$  for the converter.  $\overline{OE}$ , together with logic and latch, is used to force the ADSP-2100A into a one cycle wait state by generating DMACK. The read operation is thus started and completed within two processor cycles (160 ns).  $\overline{HBE}$  is released during "high byte read." This allows the processor to read the lower

byte of data as soon as "high byte read" is complete. The low byte read operation executes in a similar manner to the first and is completed during the next 160 ns.




Figure 14. AD678 to TMS320C25 Interface




Figure 15. AD678 to 80186 DMA Interface




Figure 16. AD678 to ADSP-2101 Interface




Figure 17. AD678 to ADSP-2100A Interface

2-148 ANALOG-TO-DIGITAL CONVERTERS

REV. A