

# 12-Bit Successive Approximation ADC

**AD7578** 

### **FEATURES**

12-Bit Successive Approximation ADC
No Missed Codes Over Full Temperature Range
Low Total Unadjusted Error ± 1LSB max
High Impedance Analog Input
Autozero Cycle for Low Offset Voltage
Low Power, 75mW typ
Small Size: 0.3", 24-Pin Package
Conversion Time of 100µs


#### **GENERAL DESCRIPTION**

The AD7578 is a medium speed, monolithic 12-bit CMOS A/D converter which uses the successive approximation technique to provide a conversion time of  $100\mu s$ . An auto-zero cycle occurs at the start of each conversion resulting in very low system offset voltages, typically less than  $100\mu V$ . The device is designed for easy microprocessor interfacing using standard control signals;  $\overline{CS}$  (decoded device address),  $\overline{RD}$  ( $\overline{READ}$ ) and  $\overline{WR}$  ( $\overline{WRITE}$ ).

Conversion results are available in two bytes, 8LSBs and 4MSBs, over an 8-bit three state output bus. Either byte can be read first. Two converter busy flags are available to facilitate polling of the converter's status.

The analog input voltage range is 0V to +5V when using a reference voltage of +5V.

## FUNCTIONAL BLOCK DIAGRAM



#### PRODUCT HIGHLIGHTS

- The AD7578 is a complete 12-bit A/D converter in a 24-pin package requiring only a few passive components and a voltage reference.
- Autozero cycle realizes very low offset voltages, typically 100μV.
- Standard microprocessor control signals to allow easy interfacing to most popular 8- and 16-bit microprocessors.
- Monolithic construction for increased reliability and small 0.3", 24-pin package.

# $\textbf{AD7578} \textbf{---SPECIFICATIONS} \text{ ($V_{DD} = +15$V$, $V_{CC} = +5$V$, $V_{SS} = -5$V$, $V_{REF} = +5.0$V $f_{CLK} = 140$kHz external, all specifications $T_{MIN}$ to $T_{MAX}$ unless otherwise noted.)$

arameter	K Version <sup>1</sup>	B Version <sup>1</sup>	T Version <sup>1</sup>	Units	Conditions/Comments
ACCURACY					
Resolution	12	12	12	Bits	
Total Unadjusted Error <sup>2</sup>	± 1	± 1	± 1	LSB max	
Differential Nonlinearity	± 1	± 1	± 1	LSB max	No missing codes guaranteed
Full Scale Error (Gain Error)	± 1/4	± 1/4	± 1/4	LSB max	Full Scale TC is typically 1ppm/°C
Offset Error	± 1/4	± 1/4	± 1/4	LSB max	Offset Error TC is typically 1ppm/°C
ANALOG INPUT					
Analog Input Range	0 to +5	0  to  + 5	0  to  + 5	V	$V_{REF} = +5.0V$
C <sub>AIN</sub> , Input Capacitance	8	8	8	pF typ	
IAIN, Input Leakage Current	ŭ	•		• • • • • • • • • • • • • • • • • • • •	AIN;0 to +5V
+ 25°C	10	10	10	nA max	
T <sub>min</sub> to T <sub>max</sub>	100	100	100	nA max	
REFERENCE INPUT			+5	v	± 5%
V <sub>REF</sub> (For Specified Performance)	+5	+5	+3 +4 to +6	v	Degraded transfer accuracy
V <sub>REF</sub> Range	+4 to +6	+4 to +6	1.0	mA max	$V_{REF} = +5.0V$
V <sub>REF</sub> Input Reference Current	1.0	1.0	1.0	ma max	VREF = + 3.0 V
POWER SUPPLY REJECTION					
V <sub>DD</sub> Only	± 1/8	± 1/8	$\pm 1/8$	LSB typ	$V_{DD} = +14.25V \text{ to } +15.75V$
					$V_{SS} = -5V$
V <sub>SS</sub> Only	± 1/8	± 1/8	$\pm 1/8$	LSB typ	$V_{SS} = -4.75 \text{V to} - 5.25 \text{V}$
33 - 1 3					$V_{DD} = +15V$
LOGIC INPUTS					
RD (Pin 16), CS (Pin 17), WR (Pin 18)					
BYSL (Pin 19)					
V <sub>11</sub> Input Low Voltage	+0.8	+0.8	+0.8	V max	$V_{CC} = +5V \pm 5\%$
	+ 2.4	+ 2.4	+ 2.4	V min	
V <sub>IH</sub> Input High Voltage	. 2.4				
I <sub>IN</sub> Input Current	±1	± 1	±1	μA max	$V_{IN} = 0$ to $V_{CC}$
+25°C	+10	+ 10	+ 10	μA max	<b></b>
T <sub>min</sub> to T <sub>max</sub>	10	10	10	pF max	
C <sub>IN</sub> Input Capacitance <sup>3</sup>	10	10		P	
CLK (Pin 21)	+0.8	+0.8	+0.8	V max	$V_{CC} = +5V \pm 5\%$
VIL, Input Low Voltage	+3.0	+ 3.0	+ 3.0	V min	
VIH, Input High Voltage	± 10	± 10	± 10	μA max	
IIL, Input Low Current		+ 1.5	+1.5	mA max	
I <sub>IH</sub> , Input High Current	+1.5	+ 1.3	T 1.5		
LOGICOUTPUTS					
DB0-DB7 (Pins 8-15), BUSY (Pin 20)4					TY . FTY . FO/ T _ 1.6 m A 4
VOL, Output Low Voltage	+ 0.4	+0.4	+0.4	V max	$V_{CC} = +5V \pm 5\%, I_{SINK} = 1.6 \text{mA}^4$
VOH, Output High Voltage	+4.0	+4.0	+4.0	V min	$V_{CC} = +5V \pm 5\%$ , $I_{SOURCE} = 200\mu A$
Floating State Leakage Current					ATT . TT
(Pins 8–15)	± 1	± 1	± 1	μA max	$V_{OUT} = 0V \text{ to } V_{CC}$
Floating State Output Capacitance	15	15	15	pF max	
CONVERSION TIME <sup>5</sup>					
With External Clock	100	100	100	μs min	$f_{CL.K} = 140kHz$
	100/150	100/150	100/150	μs min/max	Using recommended clock component
With Internal Clock, $T_A = +25^{\circ}C$	100,150	100/100		•	as shown in Figure 6.
DOWNER REQUIREMENTS					
POWER REQUIREMENTS <sup>6</sup>	+ 15	+ 15	+ 15	VNOM	± 5% for specified performance
V <sub>DD</sub>	+13 -5	-5	-5	VNOM	± 5% for specified performance
V <sub>SS</sub>	-5 +5	+5	+5	VNOM	± 5% for specified performance
$\mathbf{v}_{\mathbf{cc}}$	7.5	7.5	7.5	mA max	Typically 4mA with $V_{DD} = +15V$
$I_{DD}$	7.5 7.5	7.5 7.5	7.5	mA max	Typically 3mA with $V_{SS} = -5V$
I <sub>SS</sub>		7.5 100	100	μA typ	$V_{IN} = V_{II}$ or $V_{IH}$
$I_{CC}$	100		1.0	mA max	: TIM . IF III
	1.0	1.0			$\overline{WR} = \overline{RD} = \overline{CS} = \overline{BUSY} = \text{Logic HI}$
Power Dissipation	75	75	75	mW typ	WK = KI) = U3 = DU3 I - LUEICIIN

## NOTES

Temperature Range as follows: K Version; 0 to +70°C

B Version; -25°C to +85°C

T Version; -55°C to + 125°C

Includes Full Scale Error, Offset Error and Relative Accuracy.

Sample tested to ensure compliance.

I<sub>SINK</sub> for BUSY (pin 20) is 1.0 milliamp.

Conversion Time includes autozero cycle time.

<sup>&</sup>lt;sup>6</sup>Power supply current is measured when AD7578 is inactive i.e.,  $\overline{WR} = \overline{RD} = \overline{CS} = \overline{BUSY} = Logic HIGH$ .

Specifications subject to change without notice.

# TIMING SPECIFICATIONS $^1$ (v\_{00} = +15 \text{V}, \text{v}\_{\text{cc}} = +5 \text{V}, \text{v}\_{\text{ss}} = -5 \text{V}, \text{v}\_{\text{REF}} = +5 \text{V})

Parameter	Limit at + 25°C (All Grades)	Limit at T <sub>min</sub> , T <sub>max</sub> (K & B Grades)	Limit at T <sub>min</sub> , T <sub>max</sub> (T Grade)	Units	Conditions/Comments
t <sub>1</sub>	0	0	0	ns min	CS to WR Setup Time
$t_2(INT)^2$	200	240	280	ns min	WR Pulse Width (Internal Clock Operation)
$t_2(EXT)^2$	10	10	10	μs min	WR Pulse Width (External Clock Operation)
t <sub>3</sub>	0	0	0	ns min	CS to WR Hold Time
<b>t</b> 4	130	160	200	ns typ	
	200	250	300	ns max	WR to BUSY Propagation Delay
t <sub>5</sub>	0	0	0	ns min	BUSY to CS Setup Time
t <sub>6</sub>	0	0	0	ns min	CS to RD Setup Time
t <sub>7</sub>	200	240	280	ns min	RD Pulse Width
tg	0	0	0	ns min	CS to RD Hold Time
t <sub>9</sub>	50	50	50	ns min	BYSL to RD Setup Time
t <sub>10</sub>	0	0	0	ns min	BYSL to RD Hold Time
t <sub>11</sub> 3	150	180	200	ns typ	
	200	240	280	ns max	RD to Valid Data (Bus Access Time)
t124	20	20	20	ns min	RD to Three State Output
	130	160	180	ns max	(Bus Relinquish Time)

#### NOTES

V<sub>OH</sub>, V<sub>OL</sub>.

Specifications subject to change without notice.





Figure 1. Start Cycle Timing



THE TWO-BYTE CONVERSION RESULT CAN BE READ IN EITHER ORDER. FIGURE IS FOR LOW BYTE, HIGH BYTE ORDER IF BYSL CHANGES WHILE CS & RD ARE LOW THE DATA WILL CHANGE TO REFLECT THE BYSL INPUT.

Figure 2. Read Cycle Timing



a. High-Z to VOH

b. High-Z to VOL

a. VOH to High-Z

b. Vol to High-Z

Figure 3. Load Circuits for Access Time Test (t11)

Figure 4. Load Circuits for Output Float Delay Test (t12)

REV. A ANALOG-TO-DIGITAL CONVERTERS 2-337

<sup>&</sup>lt;sup>1</sup>Timing Specifications are sample tested at +25°C to ensure compliance. All input control signals are specified with  $t_r = t_f = 20 \text{ns} (10\% \text{ to } 90\% \text{ of } + 5\text{V})$  and timed from a voltage level of + 1.6V. Data is timed from

When using an external clock source the WR pulse width must be extended to provide the minimum auto-zero cycle time of 10 µs. See "External Clock Operation".

<sup>&</sup>lt;sup>3</sup>t<sub>11</sub> is measured with the load circuits of Figure 3 and defined as the time required for an output to cross 0.8V or 2.4V.

<sup>&</sup>lt;sup>4</sup>t<sub>12</sub> is defined as the time required for the data lines to change 0.5V when loaded with the circuits of Figure 4.

# AD7578

## ABSOLUTE MAXIMUM RATINGS\*

$(T_A = +25^{\circ}C \text{ unless otherwise stated})$	
$V_{DD}$ to DGND	0.3V, +17V
V <sub>SS</sub> to DGND	+0.3V, -7V
AGND to DGND	$-0.3V, V_{REF} + 0.3V$
V <sub>CC</sub> to DGND	$-0.3V, V_{DD} + 0.3V$
V <sub>REF</sub> to AGND	
AIN to AGND	$-0.3V, V_{DD} + 0.3V$
Digital Input Voltage to DGND	
(Pins 16-19, 21)	$-0.3V, V_{DD} + 0.3V$
Digital Output Voltage to DGND	
(Pins 8-15, 20)	$-0.3V$ , $V_{DD} + 0.3V$

Operating Temperature Range
Commercial (K Version) 0 to +70°C
Industrial (B Version) $-25^{\circ}$ C to $+85^{\circ}$ C
Extended (T Version)55°C to +125°C
Storage Temperature65°C to +150°C
Lead Temperature (Soldering, 10secs) +300°C
Power Dissipation (Any Package)
to +75°C 1,000mW
Derate above +75°C by 10mW/°C

\*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

CAUTION

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.



#### ORDERING GUIDE

Model <sup>1, 2</sup>	Temperature Range	Total Unadjusted Error T <sub>MIN</sub> -T <sub>MAX</sub>	Package Option <sup>3</sup>
AD7578KN	0°C to +70°C	± 1LSB	N-24
AD7578BD	-25°C to +85°C	± 1LSB	D-24A
AD7578TD	-55°C to +125°C	± 1LSB	D-24A


#### NOTES

Analog Devices reserves the right to ship either ceramic (D-24A) or cerdip (Q-24) hermetic packages.

<sup>2</sup>To order MIL-STD-883 Class B processed parts, add /883B to part number. Contact local sales office for military data sheet.

 $^3\mathrm{D}=\mathrm{Ceramic\ DIP};\,\mathrm{N}=\mathrm{Plastic\ DIP}.\,\mathrm{For\ outline}$  information see Package Information section.

#### **DIP PIN CONFIGURATION**



NC = NO CONNECT

## PIN FUNCTION DESCRIPTION

PIN	MNEMONIC	DESCRIPTION
1	CAZ	Autozero Capacitor Input. Connect other side of capacitor to AGND.
2	AIN	Analog Input
3	N/C	No Connect pin
4	$V_{REF}$	Voltage reference input. The AD7578 is specified with $V_{REF} = +5.0V$ .
5	AGND	Analog Ground
6	DGND	Digital Ground
7	$v_{cc}$	Logic Supply. For $V_{CC}$ = +5V digital inputs and outputs are TTL compatible.
8-15		Three state data outputs. They become active when $\overline{CS}$ & $\overline{RD}$ are brought low. Individual pin function is dependent upon the Byte Select (BYSL) input.

DATA BUS OUTPUT,  $\overline{CS} \& \overline{RD} = LOV$ 

	BYSL = HIGH	BYSL = LOW
Pin 8	BUSY <sup>1</sup>	DB7
Pin 9	LOW <sup>2</sup>	DB6
Pin 10	LOW <sup>2</sup>	DB5
Pin 11	LOW <sup>2</sup>	DB4
Pin 12	DB11 (MSB)	DB3
Pin 13	DB10	DB2
Pin 14	DB9	DBI
Pin 15	DB8	DB0(LSB)

<sup>1</sup>BUSY (Pin 8) is a converter status flag and is HIGH during a conversion.

DB11-DB0 are the 12-bit conversion results, DB11 is the MSB.

16	RD	READ input. This active LOW signal, in combination with $\overline{CS}$ , is used to enable the output data three-state drivers.
17	CS	CHIP SELECT Input. Decoded device address, active LOW. Used in combination with either $\overline{RD}$ or $\overline{WR}$ for control.
18	₩R	WRITE Input. This active LOW signal, in combination with $\overline{CS}$ , is used to start a new conversion. When the AD7578 internal clock is used, the minimum $\overline{WR}$ pulse width is t2 (INT). When an external clock source is used, the minimum $\overline{WR}$ pulse width must be extended to include the autozero cycle time. For external clock operation, the minimum $\overline{WR}$ pulse width is t2 (EXT).
19	BYSL	BYTE SELECT. This control input determines whether the high or low byte of data is placed on the output data bus during a data READ operation ( $\overline{CS}$ & $\overline{RD}$ LOW). See description of pins 8-15.
20	BUSY	$\overline{BUSY}$ indicates converter status. $\overline{BUSY}$ is LOW during conversion, otherwise $\overline{BUSY}$ is held at a logic HIGH.
21	CLK	CLOCK Input for internal/external clock operation.
		Internal: Connect $R_{CLK}$ and $C_{CLK_1}/C_{CLK_2}$ timing components. See Figure 6 and Figure 7. External: Connect external 74HC compatible clock source as shown in Figure 8.
22	N/C	No connect pin.
23	$V_{SS}$	Negative supply, -5V.
24	$V_{\mathbf{D}\mathbf{D}}$	Positive supply, + 15V.

<sup>&</sup>lt;sup>2</sup>Pins 9-11 output a logic LOW when BYSL is HIGH.

# AD7578 Operating Information

# OPERATIONAL DIAGRAM

An operational diagram for the AD7578 is shown in Figure 5. The only passive components required are the autozero capacitor  $C_{AZ}$  and timing components  $R_{CLK}$ ,  $C_{CLK1}$  &  $C_{CLK2}$  for the internal clock oscillator. If the AD7578 is to be used with an external clock source, then only  $C_{AZ}$  is required. Individual pin functions are described in detail on the previous page.




Figure 5. AD7578 Operational Diagram

#### INTERNAL CLOCK OPERATION

The clock circuitry for internal clock operation is shown in Figure 6 and the AD7578 operating waveforms are shown in Figure 7.





Figure 6. Circuitry Required for Internal Clock Operation



\*tglint) is the minimum write pulse width when using internal clock, see timing specifications.

Figure 7. Operating Waveforms - Internal Clock

Between conversions ( $\overline{BUSY} = HIGH$ ) the AD7578 is in the autozero cycle. When  $\overline{WR}$  goes LOW (with  $\overline{CS}$  LOW) to start a

new conversion, the autozero capacitor  $C_{AZ}$  charges to AIN –  $V_{OS}$  where  $V_{OS}$  is the input offset voltage of the autozero comparator.

A minimum time of 10 µs is required for this autozero cycle. In applications using the internal clock oscillator, it is not necessary for WR to remain LOW for this period of time since it is automatically provided by the AD7578. This is achieved by switching a constant current load across the clock capacitors, CCLK1 and CCLK2, causing the voltage at the CLK input pin to slowly decay from V<sub>CC</sub>. This occurs after WR returns HIGH. The Schmitt trigger circuit monitoring the voltage on the CLK input ends the autozero cycle when its LOW input trigger level is reached. At this point, the constant current load across the clock capacitors is removed allowing them to charge towards V<sub>CC</sub> via R<sub>CLK</sub>. When the voltage at the CLK input reaches the HIGH trigger level, the constant current load is replaced across  $C_{CLK1}$  and  $C_{CLK2}.$  The MSB decision is made when the LOW trigger level is reached. This cycle repeats itself 12 times to provide 12 clock pulses for the conversion cycle. The circuit arrangement of Figure 6 provides the relatively slow autozero cycle time at the beginning of a conversion while allowing the clock oscillator to speed up once the autozero cycle is complete.

#### EXTERNAL CLOCK OPERATION

For external clock operation  $R_{CLK}$ ,  $C_{CLK1}$  and  $C_{CLK2}$  are discarded and the CLK input is driven from a 74HC compatible clock source. The mark/space ratio of the external clock can vary from 40/60 to 60/40. The AD7578  $\overline{WR}$  pulse width must now be extended to provide the minimum autozero cycle time of  $10\mu s$  since this is no longer provided automatically by the AD7578. Referring to the operating waveforms of Figure 9, the minimum  $\overline{WR}$  pulse width when using an external clock source is  $t_2$  (EXT). The  $\overline{CS}$  input must now remain valid for the extended  $\overline{WR}$  pulse width. One approach to stretching the available  $\mu P$  signals is shown in the general 8-bit  $\mu P$  interface circuit of Figure 20. It is not necessary to synchronize the external clock source with the extended  $\overline{WR}$  pulse width, the MSB decision being made on the second falling edge of the clock input after the  $\overline{WR}$  input returns HIGH.





Figure 8. External Clock Operation



\*(s(EXT) IS THE MINIMUM WRITE PULSE WIDTH WHEN USIN EXTERNAL CLOCK, SEE TIMING SPECIFICATIONS.

Figure 9. Operating Waveforms - External Clock

REV. A

#### READING DATA

The 12-bit conversion data plus a converter status flag are available over an 8-bit wide data bus. Data is transferred from the AD7578 in right-justified format (i.e., the LSB is the most right-hand bit in a 16-bit word). Two READ operations are required, the Byte Select (BYSL) input determining which byte-8 least significant bits or 4 most significant bits plus status flag-is to be read first.

Since the AD7578 uses the successive approximation register (SAR) to hold conversion results (refer to Functional Diagram), it is necessary to wait until a conversion is finished before reading valid 12-bit data. Executing a READ instruction (HIGH or LOW byte) to the AD7578 while a conversion is in progress will place the existing contents of the SAR onto the data bus. Three different approaches can ensure valid 12-bit data is available for reading.

- Insert a software delay greater than the ADC conversion time between the conversion start instruction and the data read instructions.
- At user-defined intervals after a conversion start instruction, poll the internal converter status flag, BUSY. This signal is available on pin 8 during a HIGH byte READ instruction and is the most left-hand bit in a 16-bit right-justified word. The status bit can be shifted into a microprocessor's accumulator-carry position for testing (BUSY is HIGH during conversion).
- Use the externally available BUSY (pin 20) signal as an interrupt to the microprocessor. This signal is LOW during a conversion and returns HIGH at conversion end.

Executing a WRITE instruction to the AD7578 while a conversion is in progress will restart the conversion.

#### COMPONENT SELECTION

- 1. Autozero Capacitor, CAZ
  - The autozero capacitor must be a low leakage, low dielectric absorption type such as polystyrene, polypropylene or teflon. To minimize noise connect the outside foil of  $C_{AZ}$  to AGND (pin 5), the analog system ground.  $C_{AZ}$  should be 2,200pF.
- 2. Clock Oscillator Components, R<sub>CLK</sub>, C<sub>CLK1</sub> and C<sub>CLK2</sub> Clock pulses are generated by the action of series connected capacitors, C<sub>CLK1</sub> and C<sub>CLK2</sub> charging through an external resistor R<sub>CLK</sub> and discharging through an internal switch. Nominal conversion time versus temperature for the recommended R<sub>CLK</sub> and C<sub>CLK1</sub>/C<sub>CLK2</sub> combination is shown in Figure 10. Due to process variations, the actual operating frequency for this R<sub>CLK</sub> and C<sub>CLK1</sub>/C<sub>CLK2</sub> combination can vary from device to device by up to 20%. For this reason, Analog Devices recommends using an external clock in the following situations:
  - a. Applications requiring a conversion time which is within 20% of 100µs, the minimum conversion time for specified accuracy (a 140kHz clock frequency gives a 100µs conversion time).
  - Applications which cannot accommodate conversion time differences which may occur due to unit clock frequency variations or temperature variations.

It is possible to replace the fixed  $R_{\rm CLK}$  resistor with a 50k potentiometer in series with a fixed  $22k\Omega$  resistor to allow individual adjustment of internal clock frequency in applications where  $100\mu s$  conversion times are required. Reducing the value of  $R_{\rm CLK}$  from 56k to 47k decreases the conversion time by typically  $15\mu s$ .




Figure 10. Typical Conversion Time vs. Temperature Using Internal Clock

# AD7578

#### APPLYING THE AD7578

The high input impedance of the analog input, AIN, allows simple analog interfacing. Zero to +5V signal sources can be connected directly to the analog input without additional buffering for source impedances up to  $5\kappa\Omega$  (see Figure 11). The input/output transfer characteristic and transition points for this input signal range are shown in Figure 12 and Table I respectively. The designed transition points on the AD7578 transfer characteristic occur on integer multiples of 1LSB. The output code is Natural Binary with 1LSB = (F.S.) (1/4096) = (5/4096)V = 1.22mV.




Figure 11. Unipolar 0 to +5V Operation




Figure 12. Ideal Input/Output Transfer Characteristic for Unipolar Circuit of Figure 11

Table I. Transition Points for Unipolar 0 to +5V Operation

Analog Input, Volts	Digital Output
0.00122	000 001
0.00244	000 010
2.49878	~ 011 111
2.50000	100 000
2.50122	100 001
4.99756	<b>7</b> 111 110
4.99878	111 111

Signal ranges other than 0 to +5V are easily accommodated by using resistor divider networks to produce 0 to +5V signal ranges at the AD7578 input pins. Figure 13 shows a divider network to allow an input signal range of 0 to +10V. The input resistors must be selected to match within 0.01% and should be the same type and from the same manufacturer so that their temperature coefficients match. Note that since the source impedance has not been included in the resistor divider ratio, it must now be as low as possible. For Figure 13 with a source impedance of  $0.5\Omega$  the maximum error across the network is approximately 0.5LSB. The LSB size is (F.S.)(1/4096) = (10/4096)V = 2.44mV.

2-342 ANALOG-TO-DIGITAL CONVERTERS




Figure 13. Unipolar 0 to +10V Operation

Bipolar signal ranges of -5V to +5V are accommodated by referencing the resistor divider network to  $V_{\rm REF}$  as shown in Figure 14. With the resistor values shown, the signal source must be capable of sinking 0.5mA. The input/output transfer characteristic and transition points for this  $\pm 5V$  signal range are shown in Figure 15 and Table II respectively. The output code is Offset Binary with an LSB size of (F.S.)(1/4096) = (10/4096)V = 2.44mV.

With an analog input  $(V_S)$  of -1.22mV, the input offset voltage of A1 should be adjusted until the ADC output flickers between 0111 1111 1111 and 1000 0000 0000. Alternatively the -1/2LSB signal offset can be included in the signal conditioning electronics.





Figure 14. Bipolar -5V to +5V Operation



ANALOG INPUT, ANY CHANNEL

Figure 15. Ideal Input/Output Transfer Characteristic for Bipolar Circuit of Figure 14

Table II. Transition Points for Bipolar - 5V to +5V Operation

Digital Output
000 001
<b>ॏ</b> 000 010
<b>7</b> 100 000
100 001
~ 111 110
111 111

REV. A

# **Applications**

Power Supply Decoupling: All power supplies to the AD7578 should be bypassed with either  $10\mu$ F tantulum or electrolytic capacitors. To ensure good high frequency performance, each capacitor should be bypassed with an  $0.01\mu$ F disc ceramic capacitor. All capacitors should be placed as close as possible to the AD7578.

Reference Circuit: Figure 16 shows how to configure an AD584LH to produce a reference voltage of 5.00V. R2 provides a typical adjustment range of ±75mV. The AD584LH will contribute less than 1LSB of gain error over the commercial temperature range.




Figure 16. AD584LH as Reference Generator

Transient currents flow at the  $V_{REF}$  input during a conversion. To avoid dynamic errors place a  $0.01\mu F$  disc ceramic capacitor from the  $V_{REF}$  pin to AGND.

Proper Layout: Layout for a printed circuit board should ensure that digital and analog signal lines are separated as much as possible. In particular, care should be taken not to run any digital track alongside an analog signal track or close to the autozero capacitor. The analog inputs, the reference input and the autozero input should be screened by AGND.

A single point analog ground separate from the logic system ground should be established at pin 5 (AGND) or as close as possible to the AD7578. This single point analog ground should be connected to the digital system ground, to which pin 6 (DGND) is connected, at one point only and as close to the AD7578 as possible. The autozero capacitor, bypass capacitors for the reference input and the analog supplies, AIN common and any input signal screening should be returned to the analog ground point. Low impedance analog and digital power supply common returns are essential to low noise operation of the ADC and the foil width for these tracks should be as wide as possible.

Noise: Input signal leads to AIN and signal return leads from AGND (pin 5) should be kept as short as possible to minimize input noise coupling. In applications where this is not possible, a shielded cable between source and ADC is recommended. Also since any potential difference in grounds between the signal source and ADC appears as an error voltage in series with the input signal, attention should be paid to reducing the ground circuit impedances as much as possible.

In applications where the AD7578 data outputs are connected to a continuously busy (and noisy) microprocessor bus it is possible to get LSB errors in conversion results. These errors are due to feedthrough from the microprocessor bus to the autozero comparator. The problem exists only for ceramic package versions of the AD7578, the electrically isolated metal lid acting like a conductor to distribute the digital noise around the package.

Grounding the lid to DGND eliminates this problem. Alternatively the AD7578 can be isolated from the microprocessor bus by means of three-state buffers.

# **Microprocessor Interfacing**

#### MICROPROCESSOR INTERFACING

When the AD7578 is used with its own internal clock oscillator, microprocessor interfacing is straightforward and requires at most a few external gates (see Figures 17 through 19, 21 and 22). When the AD7578 is used with an external clock source, additional circuitry is required to extend the  $\mu P$  control signals (see Figure 20).

## MC6800, MC6809 and 6502 MICROPROCESSORS

A typical interface to the AD7578 with any of the above microprocessors is shown in Figure 17. The decoder can be enabled high using VMA in 6800 systems or enabled low by NOR'ing  $\phi_0$  and  $\phi_2$  in 6502 systems or by NOR'ing E and Q in 6809 systems. Address line A2 of the 6800 has been tied to BYSL of the AD7578. Assuming the AD7578 is assigned a memory block starting at address 8000H, a write instruction to any address in this block will start a conversion. To read the conversion results,

it is necessary only to bring control inputs  $\overline{CS}$  and  $\overline{RD}$  low. The BYSL input (tied to A2 of the  $\mu P$ ) determines whether the data high or low byte is placed onto the 8-bit data bus. A read instruction to address 8000H will result in the low byte of data being transferred to the  $\mu P$  (BYSL = Low). Similarly a read instruction to any address having A2 HIGH and within the assigned memory block, e.g., 8004H, transfers the high byte of data to the  $\mu P$ . The converter status flag BUSY can be polled at intervals to check whether the present conversion has finished and valid 12-bit data is available. This is accomplished by the following instructions on the 6800:

LDA A \$8004 ASL A BCC FETCH

Load Flag from AD7578 Shift Flag into Carry Branch to Data Fetch Subroutine if BUSY is LOW




Figure 17. AD7578 - MC6800, 6809, 6502 Interface

#### 8085A, Z80 MICROPROCESSORS

A typical interface to either of these microprocessors is shown in Figure 18. Not shown in the figure is the 8-bit latch required to demultiplex the 8085A common address/data bus. This interface uses slightly different low-level address decoding than the previous interface. Address line A0 of the μP has been tied to BYSL of the AD7578. This allows the 16-bit data move instructions on both the 8085A and the Z80 to be used when reading conversion results. Assuming the AD7578 is again assigned a memory block starting at address 8000H, a write instruction to any address in this block will start a conversion. The 12-bit conversion results can be read (low byte first then high byte) by a single read instruction;

On the 8085A

#### LHLD 8000

moves the conversion results into register pair HL On the Z80

LD BC, (8000)

moves the conversion results into register pair BC




Figure 18. AD7578 – 8085A, Z80 Interface

## MC68000, MC68008 MICROPROCESSOR

Figure 19 shows an AD7578-MC68000/MC68008 interface. Address line A1 of the  $\mu$ P has been connected to BYSL of the AD7578. With the simple decoding logic shown in Figure 19, the AD7578 is decoded in a memory block from C000H to FFFFH. A write instruction to any one of these addresses will start a conversion, i.e.,

#### MOVE. W DO \$C004

starts a conversion. When the conversion is complete, the  $\mu$ P acquires the result by reading from the AD7578, i.e.,

#### MOVEP. W \$000 (A2), D0

This instruction places the conversion data in the D0 register of the  $\mu P$ . Address register A2 should contain an odd-order address (having A1 high) for the AD7578, e.g., \$C003.




Figure 19. AD7578 - MC68000/MC68008 Interface

# MICROPROCESSOR INTERFACE TO AD7578 WITH EXTERNAL CLOCK

Figure 20 shows the additional circuitry generally required to interface an 8-bit  $\mu P$  to the AD7578 operating from an external clock source. During a write operation, the 74121 monostable (one-shot) is triggered to latch the low level on the  $\overline{CS}$  input into the 7477, a 4-bit bistable latch. The monostable timing components (not shown in Figure 20) should be chosen to provide an output pulse width corresponding to  $t_2$  (EXT), the minimum autozero cycle time. To avoid any possibility of spurious triggering, the monostable should be enabled by a valid memory address signal. During a data read cycle, the 7477 latch is transparent and data is read normally. Note that the  $\mu P$  write and read cycle times are unaffected by the interface circuitry.




Figure 20. Interface to AD7578 Using External Clock

REV. A

#### 8088, 8086 MICROPROCESSORS

Figure 21 shows an AD7578-8088 interface.

Address line A0 of the  $\mu$ P is connected to BYSL of the AD7578. With the simple decoding shown in Figure 21 the AD7578 is decoded in a memory block from 4000H to 7FFFH.

A write instruction to any one of these addresses will start a conversion, i.e,

### MOV 4004, AX

starts a conversion. When the conversion is finished the 8088 acquires the result by reading from the AD7578, i.e.,

#### MOV AX, 4000

places the conversion data in the accumulator.




Figure 21. AD7578 - 8088 Interface

Figure 22 shows an AD7578-8086 interface. Address line A1 of the  $\mu P$  is connected to BYSL of the AD7578. The AD7578 is again decoded in a memory block from 4000H to 7FFFH.

A write instruction to any one of these addresses will start a conversion, i.e,

#### MOV 4008, AX

starts a conversion. When the conversion is finished, the 8086 acquires the result by reading from the AD7578 in two read cycles, i.e.,

MOV AL, 4000 MOV AH, 4002

places the conversion data in the accumulator.




Figure 22. AD7578 - 8086 Interface

#### AD7578-AD585 SAMPLE-HOLD INTERFACE

Figure 23 shows an AD585 Sample-Hold Amplifier driving the analog input of the AD7578. At a sampling frequency of 8kHz the maximum input signal frequency is 4kHz. The AD7578 is configured for bipolar operation to allow an input signal swing of  $\pm$ 5V. No clock components are shown for the AD7578 but the conversion time should be adjusted for 100 microseconds. With an external hold capacitor of 100pF, the acquisition time for the sample-hold amplifier is 10 microseconds. The circuit operates from 0°C to  $\pm$ 70°C.

To take a sample of the input, a WRITE instruction is executed to the AD7578 control inputs. The converter busy flag,  $\overline{BUSY}$ , is driven low indicating that a conversion is in progress. The falling edge of this  $\overline{BUSY}$  signal places the sample-hold amplifier into the HOLD mode "freezing" the input signal to the AD7578. After 100 microseconds the conversion is finished and the  $\overline{BUSY}$  signal is brought high. This allows a time of 25 microseconds for the AD585 to come out of the hold mode and acquire the input signal in time for the next sample. Between the end of one conversion and the start of the next, the conversion results must be read from the converter.

Careful circuit layout and power supply decoupling are necessary to obtain maximum performance from the system. Decoupling capacitors in the diagram are all  $10\mu F$  electroytics in parallel with  $0.01\mu F$  disc ceramics.




Figure 23. AD7578 - AD585 Interface