

# Monolithic 8-Bit Video A/D Converter

AD9048

FEATURES
35MSPS Encode Rate
16pF Input Capacitance
550mW Power Dissipation
Industry-Standard Pinouts
MIL-STD-883 Compliant Versions Available

APPLICATIONS
Professional Video Systems
Special Effects Generators
Electro-Optics
Digital Radio
Electronic Warfare (ECM, ECCM, ESM)

### GENERAL DESCRIPTION

The AD9048 is an 8-bit, 35MSPS flash converter, made on a high speed bipolar process, which is an alternate source for the TDC1048 unit but offers enhancements over its predecessor. Lower power dissipation makes the AD9048 attractive for a variety of system designs.


Because of its wide bandwidth, it is an ideal choice for real-time conversion of video signals. Input bandwidth is flat with no missing codes.

Clocked latching comparators, encoding logic and output buffer registers operating at minimum rates of 35MSPS preclude a need for a sample-and-hold (S/H) or track-and-hold (T/H) in most system designs using the AD9048. All digital control inputs and outputs are TTL compatible.

Devices operating over two ambient temperature ranges and with two grades of linearity are available. Linearities of either 0.5LSB or 0.75LSB can be ordered for a commercial range of 0 to  $+70^{\circ}\text{C}$ , or extended case temperatures of  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ . Commercial versions are packaged in 28-pin DIPs; extended temperature versions are available in ceramic DIP and ceramic LCC packages. Both commercial units and MIL-STD-883 units are standard products.

The AD9048 A/D converter is available in versions compliant with MIL-STD-883. Refer to the Analog Devices Military Products Databook or current AD9048/883B data sheet for detailed specifications.

#### FUNCTIONAL BLOCK DIAGRAM



REV. A

# AD9048 — SPECIFICATIONS (typical with nominal supplies unless otherwise noted)

# ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

$V_{CC}$ to DGND0.5V dc to +7.0V dc
AGND to DGND $-0.5V$ dc to $+0.5V$ dc
V <sub>EE</sub> to AGND +0.5V dc to -7.0V dc
$V_{IN}$ , $V_{RT}$ or $V_{RB}$ to AGND +0.5V to $V_{EE}$
$V_{RT}$ to $V_{RB}$ 2.2V dc to +2.2V dc
CONV, NMINV or NLINV to DGND0.5V dc to +5.5V dc
Applied Output Voltage to DGND . $-0.5V \text{ dc to } +5.5V \text{ dc}^2$
Applied Output Current, Externally Forced
-1.0mA to $+6.0$ mA <sup>3, 4</sup>

Output Short-Circuit Duration	c <sup>5</sup>
Operating Temperature Range (Ambient)	
AD9048JN/KN/JJ/KJ/JQ/KQ 0 to +70°	С
AD9048SE/SQ/TE/TQ55°C to +125°	С
Maximum Junction Temperature (Plastic) + 150°C	<u>.</u> 6
Maximum Junction Temperature (Hermetic) + 175°C	<b>_</b> 6
Lead Temperature (Soldering, 10sec) + 300°	C
Storage Temperature Range65°C to +150°	C

# 

			AD9048JN/JJ/JQ			AD9	048KN/	KJ/KQ	Al	D9048SE	y <b>sQ</b>	AD			
Parameter (Conditions)	Тетр	Test Level	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
RESOLUTION			8			8			8			8			Bits
DC ACCURACY							-		Ï						1
Differential Nonlinearity	+ 25°C	1		0.4	0.75		0.3	0.5		0.4	0.75		0.3	0.5	LSE
	Full	l vi			1.0			0.75	1		1.0	ì		0.75	LSE
Integral Nonlinearity	+ 25℃	1		0.6	0.75		0.4	0.5	İ	0.6	0.75		0.4	0.5	LSE
magazi (tomment)	Full	vi	ŀ		1.0			0.75			1.0			0.75	LSE
No Missing Codes	Full	VI	GUAR/	ANTEEI		GUAR	ANTE	D	G	UARAN	TEED	GU	ARAN	TEED	
INITIAL OFFSET ERROR												1			
Top of Reference Ladder	+ 25°C	I	Į.	5	12		5	12		5	12		5	12	mV
	Full	VI	1		12	l		12			12			12	mV
Bottom of Reference Ladder	+ 25°C	I		4	8	l	4	8		4	8	1	4	8	mV
	Full	VI			8	l		8			8	1		8	mV
Offset Drift Coefficient	Full	V		20			20			20			20		μV
ANALOG INPUT						1						ł			
Input Voltage Range	Full	v	1	- 2.1			- 2.1			-2.1 +0		1	- 2.1 + 0		v
				+0		İ	+0		İ				36	.1 60	μA
Input Bias Current <sup>7, 8, 9</sup>	+ 25℃	I		36	60	ł	36	60	1	36	60	l	30	100	μΛ
	Full	VI			100	l		100	l		100		300	100	kΩ
Input Resistance	+ 25℃	I	200	300		200	300		200	300		200	300		kΩ
-	Full	VI	40			40			40			40		20	
Input Capacitance	+ 25℃	Ш	i	16	20	1	16	20		16	20		16	20	pF MF
Full Power Bandwidth 10	+ 25℃	Ш	10	15		10	15		10	15		10	15		MI
REFERENCE INPUT															١
Positive Reference Voltage 11	Full	v		0.0			0.0			0.0			0.0		Į V
Negative Reference Voltage 11	Full	V		- 2.0			- 2.0	•		- 2.0	)		- 2.0	)	V
Differential Reference Voltage	Full	v		2.0			2.0			2.0			2.0		V
Reference Ladder Resistance	Full	VI	50	90	125	50	90	125	50	90	125	50	90	125	Ω
Ladder Temperature Coefficient	Full	V		0.22		ì	0.22		1	0.22			0.22		ΩΛ
Reference Ladder Current <sup>12</sup>	Full	VI		23	40	1	23	40	1	23	40		23	40	m.A
Reference Input Bandwidth	+ 25℃	v		10	_	Ь.	10			10			10		MI
DYNAMIC PERFORMANCE <sup>13</sup>						1			١			1	20		М
Conversion Rate 12, 14	+ 25°C	I	35	38		35	38		35	38	_	35	38	_	
Aperture Delay	+ 25℃	Ш		2.4	5		2.4	5	[	2.4	5	İ	2.4	5	ns
Aperture Uncertainty (Jitter)	+ 25°C	ш	1	25	50	1	25	50	i	25	50		25 9	50	ps
Output Delay (tpD)8, 12	+ 25℃	I		13	15	1	9	15	l .	9	15	1 -		15	ns
Output Hold Time (toH)15	+ 25°C	1	5	8		5	8		5	8		5	8	20	ns
Transient Response 16	+ 25℃	1		6	20		6	20	1	6	20	ļ	6	20	ns
Overvoltage Recovery Time <sup>17</sup>	+ 25°C	v	1	8		1	8	_	1	8		1	8	9	ns
Rise Time	+ 25℃	I			9			9	1		9	1		-	ns
Fall Time	+ 25℃	1			14			14	1	, -	14	1		14 7	ns
Output Time Skew 18	+ 25°C	I	<u> </u>	4.5	7		4.5	7	↓	4.5		<del>                                     </del>	4.5	'	ns
NMINV and NLINV INPUTS <sup>8, 12</sup>						ļ					205	1		200	
+ 0.4V Input Current	Full	VI	i		200	1		200	1		200	1			μA
+ 2.4V Input Current	Full	Vi			10	1		10	1		10			10 10	μA μA
+ 5.5V Input Current	Full	VI			10			10			10	<u> </u>		10	μ.
CONVERT INPUT						1			1			1			l v
Logic "1" Voltage	Full	VI	2.0			2.0			2.0			2.0			۱v
Logic "0" Voltage	Fuli	VI	1		0.8	1		0.8	1		0.8			0.8	
Logic "1" Current $(V_1 = +2.4V)^{8, 12}$	Full	VI	1		15	1		15	1		15	1		15	μ/
Logic "1" Current $(V_1 = +5.5V)^{8, 12}$	Full	VI			15	1		15	1		15			15	μ./
Logic "0" Current <sup>8, 12</sup>	Full	VI	1		500	1		500	1		500	1		500	P.
Input Capacitance	+ 25°C	Ш		4	6	1	4	6	1	4	6	l	4	6	pΕ
Convert Pulse Width (LOW)	+ 25°C	1	18			18			18			18			ns
Convert Pulse Width (HIGH)	+ 25°C	1	10			10			10			10			ns

		_	AD	9048JN/J	J/JQ	AD9	048KN/	KJ/KQ	Al	D9048SE	ysQ	AD	9048TE	/TQ	
Parameter (Conditions)	Temp	Test Level	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Units
ACLINEARITY															Ī
In-Band Harmonics			1												
dc to 2.438MHz <sup>19</sup>	+ 25℃	I	47	50		49	55		47	50		49	55		dBc
dc to 9.35MHz <sup>20</sup>	+ 25℃	V		48		ł	48			48			48		dBc
Signal-to-Noise Ratio (SNR)19			l												
1.248MHz Input Frequency <sup>21</sup>	+ 25℃	I	43.5	44		45	46		43.5	44		45	46		dB
2.438MHz Input Frequency <sup>21</sup>	+ 25°C	I	43	44		44	46		43	44		44	46		ď₿
1.248MHz Input Frequency <sup>22</sup>	+ 25℃	I	52.5	53		54	55		52.5	53		54	55		ď₿
2.438MHz Input Frequency <sup>22</sup>	+ 25℃	I	52	53		53	55		52	53		53	55		dB
Signal-to-Noise Ratio (SNR) <sup>20</sup>						i									1
1.248MHz Input Frequency <sup>21</sup>	+ 25℃	I	43.5	44		45	46		43.5	44		45	46		dB
9.35MHz Input Frequency <sup>21</sup>	+ 25℃	v		40.5			40.5			40.5			40.5		d₿
Noise Power Ratio (NPR)23	+ 25℃	Ш	36.5	39		36.5	39		36.5	39		36.5	39		dB
Differential Phase <sup>24</sup>	+ 25℃	Ш			1			1			1			1	Degre
Differential Gain <sup>24</sup>	+ 25℃	Ш	L		2			2			2			2	%
DIGITAL OUTPUTS						I									Ī
Logic "1" Voltage 14	Full	VI	2.4			2.4			2.4			2.4			V
Logic "0" Voltage <sup>9, 14</sup>	Full	VI	[		0.5	ľ		0.5			0.5			0.5	V
Short Circuit Current <sup>5</sup>	Full	VI			30	l		30			30			30	m.A
POWER SUPPLY							_								
Positive Supply Current (+5.5V)	+25℃	I		34	46		34	46		34	46	l	34	46	mA
$(\mathbf{V_{EE}} = -5.5\mathbf{V})$	Full	VI	l		48	ļ		48			48			48	mA.
Negative Supply Current (-5.5V)	+ 25℃	I	1	90	110	[	90	110		90	110		90	110	m.A
	Full	VI	l		120	]		120	ì		120	)		120	m.A
Nominal Power Dissipation	+ 25℃	V	1	550		1	550		l	550		l	550		m₩
Reference Ladder Dissipation	+ 25℃	v	l	45		l	45		l	45		1	45		mW

#### NOTES:

Maximum ratings are limiting values, to be applied individually, and beyond which the serviceability of the device may be impaired. Functional operation under any of these

conditions is not necessarily implied. Exposure to absolute maxi
Applied voltage must be current-limited to specified range. num rating conditions for extended periods of time may affect device reliability.

<sup>3</sup>Forcing voltage must be limited to specified range.

Current is specified as negative when flowing into the device.

Output High; one pin to ground; one second duration

Typical thermal impedances (no air flow) are as follows: Ceramic DIP:  $\theta_{JA} = 49^{\circ}\text{C/W}; \theta_{JC} = 15^{\circ}\text{C/W}$  LCC: Plastic DIP:  $\theta_{JA} = 58^{\circ}\text{C/W}; \theta_{JC} = 16^{\circ}\text{C/W}$  PLOO Ceramic DIP:  $\theta_{JA} = 69^{\circ}\text{CW}$ ;  $\theta_{JC} = 15^{\circ}\text{CW}$ Plastic DIP:  $\theta_{JA} = 58^{\circ}\text{CW}$ ;  $\theta_{JC} = 16^{\circ}\text{CW}$ PLOC:  $\theta_{JA} = 59^{\circ}\text{c}$ ;  $\theta_{JC} = 21^{\circ}\text{CW}$ PLOC:  $\theta_{JA} = 59^{\circ}$ ;  $\theta_{JC} = 21^{\circ}\text{CW}$ To calculate junction temperature  $(T_J)$ , use power dissipation (PD) and thermal impedance:

 $T_J = PD(\theta_{JA}) + T_{AMBIENT} = PD(\theta_{JC}) = + T_{CASE}$ <sup>7</sup>Measured with  $V_{IN} = 0V$  and CONVERT low (sampling mode).

 $^{8}V_{CC} = +5.5V$  $^{9}V_{EE} = -5.5V$ 

<sup>10</sup>Determined by beat frequency testing for no missing codes.

 $^{11}V_{RT} \ge V_{RB}$  under all circumstances.

 $^{12}V_{EE} = -4.9V$ 

13Outputs term ted with 40pF and 810Ω pull-up resistors.  $^{14}V_{CC} = +4.5V$ 

15 Interval from 50% point of leading edge CONVERT pulse to change in output data

<sup>16</sup>For full scale step input, 8-bit accuracy attained in specified time.

<sup>17</sup>Recovers to 8-bit accuracy in specified time after - 3V input overvoltage Output time skew includes high-to-low and low-to-high transitions as well as bit-to-bit time skew differences.

<sup>19</sup>Measured at 20MHz encode rate with analog input 1dB below full scale.
<sup>20</sup>Measured at 35MHz encode rate with analog input 1dB below full scale.

<sup>21</sup>RMS signal to rms noise.

22 Peak signal to rms noise.

<sup>23</sup>DC to 8MHz noise bandwidth with 1.248MHz slot; four sigma loading; 20MHz encode.

 $^{24}$ Clock frequency =  $4 \times NTSC = 14.32MHz$ . Measured with 40-IRE modulated ramp.

Specifications subject to change without notice.

#### **EXPLANATION OF TEST LEVELS**

Test Level I - 100% production tested.

Test Level II - 100% production tested at +25°C and

sample tested at specified temperatures.

Test Level III - Sample tested only.

Test Level IV - Parameter is guaranteed by design and

characterization testing.

Test Level V - Parameter is a typical value only.

Test Level VI - All devices are 100% production tested at 25°C. 100% production tested at temperature

extremes for military temperature devices; sample tested at temperature extremes for


commercial/industrial devices.

ANALOG-TO-DIGITAL CONVERTERS 2-775


## ORDERING GUIDE


Model	Linearity	Temperature	Package Option <sup>1</sup>
AD9048IN	0.75LSB	0 to + 70°C	N-28
AD9048KN	0.5LSB	0 to + 70°C	N-28
AD904811	0.75LSB	0 to + 70°C	J-28
AD9048KI	0.5LSB	0 to + 70°C	J-28
AD90481O	0.75LSB	0 to + 70°C	Q-28
AD9048KQ	0.5LSB	0 to + 70°C	Q-28
AD9048SE <sup>2</sup>	0.75LSB	- 55°C to + 125°C	E-28A
AD9048TE <sup>2</sup>	0.5LSB	-55°C to +125°C	E-28A
AD9048SQ <sup>2</sup>	0.75LSB	- 55°C to + 125°C	Q-28
AD9048TQ <sup>2</sup>	0.5LSB	- 55°C to + 125°C	Q-28

## MECHANICAL INFORMATION



Die Dimensions .										1	27	7 >	< 1	4	) ;	<b>&lt;</b> 4	ŀ (	±2	2) mils
Pad Dimensions .																	4	×	4 mils
Metalization																			Gold
Backing																			None
Substrate Potential	•																		V <sub>EE</sub>
Passivation		Ī			i													. 1	Vitride
Die Attach	·		Ī		Ĺ										1	Go	old	E	utectic
Bond Wire							1	m	il	G	oło	ı;	G	ol	d	В	all	В	onding





J-Leaded Ceramic

2-776 ANALOG-TO-DIGITAL CONVERTERS


REV. A

FE = Leadless Ceramic Chip Carrier; J = J-Leaded Ceramic; N = Plastic DIP; Q = Cerdip. For outline information see Package Information section.

<sup>&</sup>lt;sup>2</sup>For specifications, refer to Analog Devices Military Products Databook.

# FUNCTIONAL DESCRIPTION

Pin Name	Description	Pin Name	Description
D1 – D8	Eight digital outputs. D1 (MSB) is the most significant bit of the digital output word;	reference	Most negative reference voltage for internal reference ladder.
	D8 (LSB) is the least significant bit.	$R_{M}$	Midpoint tap on internal reference ladder.
AGND	One of two analog ground returns. Both grounds should be connected together and to low impedance ground plane near the AD9048.	R <sub>T</sub>	Most positive reference voltage for internal reference ladder.
DCND	• •	$V_{IN}$	Analog input signal pin.
DGND	One of two digital ground returns. Both grounds should be connected together and to low impedance ground plane near the AD9048.	NMINV	"Not Most Significant Bit Invert." In normal operation, this pin floats high; logic LOW at
$v_{cc}$	Positive supply terminals; nominally +5.0V.		NMINV inverts most significant bit of digital output word [D1 (MSB)].
$V_{EE}$	Negative supply terminals; nominally $-5.2V$ .	NLINV	"Not Least Significant Bit Invert." In normal
CONVERT	Input for conversion signal; sample of analog input signal taken on rising edge of this pulse.		operation, this pin floats high; logic LOW at NLINV inverts the seven least significant bits of the digital output word.



AD9048 Burn-In Diagram

# AD9048

### THEORY OF OPERATION

Refer to the block diagram of the AD9048. The AD9048 comprises three functional sections: a comparator array, encoding logic, and output latches.

Within the array, the analog input signal to be digitized is compared with 255 reference voltages. The outputs of all comparators whose references are below the input signal level will be high; and outputs whose references are above that level will be low.

The n-of-255 code which results from this comparison is applied to the encoding logic where it is converted into binary coding. When it is inverted with dc signals applied to the NLINV and/or NMINV pins, it becomes twos complement.

After encoding, the signal is applied to the output latch circuits where it is held constant between updates controlled by the application of CONVERT pulses.

The AD9048 uses strobed latching comparators in which comparator outputs are either high or low, as dictated by the analog input level. Data appearing at the output pins have a pipeline delay of one encode cycle.

Input signal levels between the references applied to  $R_{\rm T}$  (Pin 18) and  $R_{\rm B}$  (Pin 26) will appear at the output as binary numbers between 0 and 255, inclusive. Signals outside that range will show up as either full-scale positive or full-scale negative outputs. No damage will occur to the AD9048 as long as the input is within the voltage range of  $V_{\rm BE}$  to +0.5V.

The significantly reduced input capacitance of the AD9048 lowers the drive requirements of the input buffer/amplifier and also induces much smaller phase shift in the analog input signal.

Applications which depend on controlled phase shift at the converter input can benefit from using the AD9048 because of its inherently lower phase shift.

The CONVERT, analog input and digital output circuits are shown in Figure 1, AD9048 Input/Output Circuits.

System timing which provides details on delays through the AD9048, as well as the relationships of various timing events, is shown in Figure 2, AD9048 Timing Diagram.

Dynamic performance of the AD9048, i.e., typical signal-to-noise ratio, is illustrated in Figures 3 and 4.




Figure 1. Input/Output Circuits




Figure 2. AD9048 Timing Diagram




Figure 3. AD9048 Dynamic Performance (20MHz Encode Rate)




Figure 4. AD9048 Dynamic Performance (35MHz Encode Rate)

#### LAYOUT SUGGESTIONS

Designs which use the AD9048 or any other high-speed device must follow some basic layout rules to insure optimum performance.

The first requirement is to have a large, low impedance ground plane under and around the converter. If the system uses separate analog and digital grounds, both should be connected solidly together and to the ground plane as close to the AD9048 as practical, to avoid ground loop currents.

Ceramic 0.1µF decoupling capacitors should be placed as close as possible to the supply pins of the AD9048. For decoupling low frequency signals, use 10µF tantalum capacitors, also connected as close as practical to voltage supply pins.

Within the AD9048, reference currents may vary because of coupling between the clock and input signals. Because of this, it is important that the ends of the reference ladder,  $R_{\rm T}$  (Pin 18) and  $R_{\rm B}$  (Pin 28), be connected to low impedances (as measured from ground).

If the AD9048 is being used in a circuit in which the reference is not varied, a bypass capacitor to ground is strongly recommended. In applications which use varying references, they must be driven from a low impedance source.




Figure 5. AD9048 Typical Connections

## AD9048 Truth Table

			Bina	гу		t Twos olement		
Step	Ran	ge	True	Inverted	True	Inverted		
	-2.000V FS	-2.0480V FS	NMINV = 1	0	0	1		
	7.8431mV Step	8.000mV Step	NLINV = 1	0	1	0		
000	0.0000V	0.0000V	00000000	11111111	10000000	0111111		
001	-0.0078V	-0.0080V	00000001	11111110	10000001	0111111		
•		•	•		•			
		•	•	•	•			
•	•	•	•		•			
127	-0.9961V	-1.0160V	01111111	10000000	11111111	0000000		
128	- 1.0039V	- 1.0240V	10000000	01111111	00000000	1111111		
129	-1.0118V	- 1.0320V	10000001	01111110	00000001	11111111		
•		•	•		•			
•		•	•	•	•			
		•	•	•	•	•		
254	-1.9921V	- 2.0320V	11111110	00000001	01111110	1000000		
255	- 2.0000V	- 2.0400V	11111111	00000000	01111111	1000000		