

FEATURES

- Two Matched ADCs on Single Chip
- 50 MSPS Conversion Speed
- On-Board Voltage Reference
- Low Power (<1W)
- Low Input Capacitance (10 pF)
- ± 5 V Power Supplies
- Flexible Input Range

APPLICATIONS

- Quadrature Demodulation for Communications
- Digital Oscilloscopes
- Electronic Warfare
- Radar

GENERAL DESCRIPTION


The AD9058 combines two independent high performance 8-bit analog-to-digital converters (ADCs) on a single monolithic IC. Combined with an optional on-board voltage reference, the AD9058 provides a cost effective alternative for systems requiring two or more ADCs.

Dynamic performance (SNR, ENOB) is optimized to provide up to 50 MSPS conversion rates. The unique architecture results in low input capacitance while maintaining high performance and low power (<0.5 watt/channel). Digital inputs and outputs are TTL compatible.


Performance has been optimized for an analog input of 2 V p-p (± 1 V; 0 to +2 V). Using the on-board +2 V voltage reference, the AD9058 can be set up for unipolar positive operation (0 to +2 V). This internal voltage reference can drive both ADCs.

Commercial (0°C to +70°C) and military (-55°C to +125°C) temperature range parts are available. Parts are supplied in hermetic 48-pin DIP and 44-pin "J" lead packages.

FUNCTIONAL BLOCK DIAGRAM



QUADRATURE RECEIVER



AD9058—SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS¹

Analog Input	−1.5 V to +2.5 V	−V _{REF}	−1.5
+V _S	+6 V	Operating Temperature Range	
−V _S	+0.8 V to −6 V ²	AD9058JD/JJ/KD/KJ	0°C to +70°C
Digital Inputs	−0.5 V to +V _S	Maximum Junction Temperature ³	
Digital Output Current	20 mA	AD9058JD/JJ/KD/KJ	+175°C
Voltage Reference Current	53 mA	Storage Temperature Range	−65°C to +150°C
+V _{REF}	+2.5 V	Lead Temperature (Soldering, 10 sec)	+300°C

ELECTRICAL CHARACTERISTICS

($\pm V_S = \pm 5$ V; $V_{REF} = +2$ V (internal); ENCODE = 40 MSPS; $A_{IN} = 0$ V to +2 V; $-V_{REF} = GROUND$, unless otherwise noted.)² All specifications apply to either of the two ADCs.

Parameter (Conditions)	Temp	Test Level	AD9058JD/JJ			AD9058KD/KJ			Units
RESOLUTION			8			8			Bits
DC ACCURACY									
Differential Nonlinearity	+25°C	I		0.25	0.65		0.25	0.5	LSB
	Full	VI			0.8			0.7	LSB
Integral Nonlinearity	+25°C	I		0.5	1.3		0.5	1.0	LSB
	Full	VI			1.4			1.25	LSB
No Missing Codes	Full	VI	GUARANTEED			GUARANTEED			
ANALOG INPUT									
Input Bias Current	+25°C	I		75	170		75	170	μA
	Full	VI			340			340	μA
Input Resistance	+25°C	I	12	28		12	28		kΩ
Input Capacitance	+25°C	IV		10	15		10	15	pF
Analog Bandwidth	+25°C	V		175			175		MHz
REFERENCE INPUT									
Reference Ladder Resistance	+25°C	I	120	170	220	120	170	220	Ω
	Full	VI	80		270	80		270	Ω
Ladder Tempco	Full	V		0.45			0.45		Ω/°C
Reference Ladder Offset	+25°C	I		8	16		8	16	mV
(Top)	Full	VI			24			24	mV
Reference Ladder Offset	+25°C	I		8	23		8	23	mV
(Bottom)	Full	VI			33			33	mV
Offset Drift Coefficient	Full	V		50			50		μV/°C
INTERNAL VOLTAGE REFERENCE									
Reference Voltage	+25°C	I	1.95	2.0	2.20	1.95	2.0	2.20	V
	Full	VI	1.90		2.25	1.90		2.25	V
Temperature Coefficient	Full	V		150			150		μV/°C
Power Supply									
Rejection Ratio (PSRR)	+25°C	I		10	25		10	25	mV/V
SWITCHING PERFORMANCE									
Maximum Conversion Rate ⁴	+25°C	I		50		50	60		MSPS
Aperture Delay (t _A)	+25°C	IV	0.1	0.8	1.5	0.1	0.8	1.5	ns
Aperture Delay Matching	+25°C	IV		0.2	0.5		0.2	0.5	ns
Aperture Uncertainty (Jitter)	+25°C	V		10			10		ps, rms
Output Delay (Valid) (t _V) ⁴	+25°C	I		8		5	8		ns
Output Delay (t _V) Tempco	Full	V		16			16		ps/°C
Propagation Delay (t _{PD}) ⁴	+25°C	I		12			12	19	ns
Propagation Delay (t _{PD}) Tempco	Full	V		−16			−16		ps/°C
Output Time Skew	+25°C	V		1			1		ns
ENCODE INPUT									
Logic “1” Voltage	Full	VI	2			2			V
Logic “0” Voltage	Full	VI			0.8			0.8	V
Logic “1” Current	Full	VI			600			600	μA
Logic “0” Current	Full	VI			1000			1000	μA
Input Capacitance	+25°C	V		5			5		pF
Pulse Width (High)	+25°C	I		8		8			ns
Pulse Width (Low)	+25°C	I		8		8			ns

Parameter (Conditions)	Temp	Test Level	AD9058JD/JJ			AD9058KD/KJ			Units
			Min	Typ	Max	Min	Typ	Max	
DYNAMIC PERFORMANCE									
Transient Response	+25°C	V		2			2		ns
Overtolerance Recovery Time	+25°C	V		2			2		ns
Effective Number of Bits (ENOB) ⁵									Bits
Analog Input @ 2.3 MHz	+25°C	I		7.7		7.2	7.7		Bits
@ 10.3 MHz	+25°C	I		7.4		7.1	7.4		Bits
Signal-to-Noise Ratio ⁵									dB
Analog Input @ 2.3 MHz	+25°C	I		48		45	48		dB
@ 10.3 MHz	+25°C	I		46		44	46		dB
Signal-to-Noise Ratio ⁵ (Without Harmonics)									dB
Analog Input @ 2.3 MHz	+25°C	I		48		46	48		dB
@ 10.3 MHz	+25°C	I		47		45	47		dB
2nd Harmonic Distortion									dBc
Analog Input @ 2.3 MHz	+25°C	I		58		48	58		dBc
@ 10.3 MHz	+25°C	I		58		48	58		dBc
3rd Harmonic Distortion									dBc
Analog Input @ 2.3 MHz	+25°C	I		58		50	58		dBc
@ 10.3 MHz	+25°C	I		58		50	58		dBc
Crosstalk Rejection ⁶	+25°C	IV		60		48	60		dBc
DIGITAL OUTPUTS									
Logic “1” Voltage (I _{OH} = 2 mA)	Full	VI	2.4			2.4			V
Logic “0” Voltage (I _{OL} = 2 mA)	Full	VI		0.4			0.4		V
POWER SUPPLY ⁷									
+V _S Supply Current	Full	VI		127	154		127	154	mA
–V _S Supply Current	Full	VI		27	38		27	38	mA
Power Dissipation	Full	VI		770	960		770	960	mW

NOTES

¹Absolute maximum ratings are limiting values to be applied individually, and beyond which the serviceability of the circuit may be impaired. Functional operability is not necessarily implied. Exposure to absolute maximum rating conditions for an extended period of time may affect device reliability.

²For applications in which +V_S may be applied before -V_S, or +V_S current is not limited to 500 mA, a reverse biased clamping diode should be inserted between ground and -V_S to prevent destructive latch up. See section entitled "Using the AD9058."

³Typical thermal impedances: 44-pin hermetic J-Leaded ceramic package: $\theta_{JA} = 86.4^{\circ}\text{C/W}$; $\theta_{JC} = 24.9^{\circ}\text{C/W}$; 48-pin hermetic DIP $\theta_{JA} = 40^{\circ}\text{C/W}$; $\theta_{JC} = 12^{\circ}\text{C/W}$.

⁴To achieve guaranteed conversion rate, connect each data output to ground through a 2 k Ω pull-down resistor.

⁵SNR performance limits for the 48-pin DIP "D" package are 1 dB less than shown. ENOB limits are degraded by 0.3 dB. SNR and ENOB measured with analog input signal 1 dB below full scale at specified frequency.

⁶Crosstalk rejection measured with full-scale signals of different frequencies (2.3 MHz and 3.5 MHz) applied to each channel. With both signals synchronously encoded at 40 MSPS, isolation of the undesired frequency is measured with an FFT.

⁷Applies to both A/Ds and includes internal ladder dissipation.

Specifications subject to change without notice.

EXPLANATION OF TEST LEVELS

Test Level

- I - 100% production tested.
- II - 100% production tested at +25°C, and sample tested at specified temperatures.
- III - Sample tested only.
- IV - Parameter is guaranteed by design and characterization testing.
- V - Parameter is a typical value only.
- VI - All devices are 100% production tested at +25°C. 100% production tested at temperature extremes for extended temperature devices; sample tested at temperature extremes for commercial/industrial devices.

ORDERING GUIDE

Model	Temperature Range	Description	Package Option*
AD9058JJ	0°C to +70°C	44-Pin J-Leaded Ceramic†	J-44
AD9058KJ	0°C to +70°C	44-Pin J-Leaded Ceramic, AC Tested	J-44
AD9058TJ/883#	-55°C to +125°C	44-Pin J-Leaded Ceramic, AC Tested	J-44
AD9058JD	0°C to +70°C	48-Pin Ceramic DIP	D-48
AD9058KD	0°C to +70°C	48-Pin Ceramic DIP, AC Tested	D-48
AD9058TD/883#	-55°C to +125°C	48-Pin Ceramic DIP, AC Tested	D-48
AD9058/PCB	0°C to +70°C	AD9058 Evaluation Board (J-Lead)	


*D = Hermetic Ceramic DIP Package; J = Leaded Ceramic Package. For outline information see Package Information section.

†Hermetically sealed ceramic package; footprint equivalent to PLCC.


#For specifications, refer to Analog Devices Military Products Databook.

PIN DESCRIPTIONS


J-Lead Pin Number		Name	Function	Ceramic DIP Pin Number	
ADC-A	ADC-B			ADC-A	ADC-B
3	43	+V _{REF}	Top of internal voltage reference ladder.	14	11
4	42	GROUND	Analog ground return.	15	10
5	41	+V _S	Positive 5 V analog supply voltage.	16	9
6	40	A _{IN}	Analog input voltage.	17	8
7	39	-V _S	Negative 5 V supply voltage.	19	6
8	38	-V _{REF}	Bottom of internal voltage reference ladder.	20	5
9	37	+V _S	Positive 5 V digital supply voltage.	22	3
10	36	ENCODE	TTL compatible convert command.	23	2
11	35	D ₇ (MSB)	Most significant bit of TTL digital output.	25	48
12-17	34-29	D ₆ -D ₁	TTL compatible digital output bits.	26-31	47-42
18	28	D ₀ (LSB)	Least significant bit of TTL digital output.	32	41
19	27	GROUND	Digital ground return.	21, 24, 33	1, 4, 40
20	26	-V _S	Negative 5 V supply voltage.	34	39
21	25	GROUND	Analog ground return.	35	38
22	24	+V _S	Positive 5 V analog supply voltage.	36	37
COMMON PINS				COMMON PINS	
1		COMP	Connection for external (0.1 μF) compensation capacitor.	12	
2		+V _{INT}	Internal +2 V reference; can drive +V _{REF} for both ADCs.	13	




AD9058JJ/KJ Pinouts




AD9058JD/KD Pinouts



AD9058 Equivalent Digital Outputs



AD9058 Equivalent Encode Circuit



*INDICATES EACH PIN IS CONNECTED THRU 2 kΩ
**INDICATES EACH PIN IS CONNECTED THROUGH 100 Ω

AD9058 Burn-In Connections

THEORY OF OPERATION

The AD9058 contains two separate 8-bit analog-to-digital converters (ADCs) on a single silicon die. The two devices can be operated independently with separate analog inputs, voltage references, and clocks.

In a traditional flash converter, 256 input comparators are required to make the parallel conversion for 8-bit resolution. This is in marked contrast to the scheme used in the AD9058, as shown in Figure 1.

Unlike traditional "flash," or parallel, converters, each of the two ADCs in the AD9058 utilizes a patented interpolating architecture to reduce circuit complexity, die size, and input capacitance. These advantages accrue because, compared to a conventional flash design, only half the normal number of input comparator cells is required to accomplish the conversion.

In this unit, each of the two independent ADCs uses only 128 (2^7) comparators to make the conversion. The conversion for the seven most significant bits (MSBs) is performed by the 128 comparators. The value of the least significant bit (LSB) is determined by interpolation between adjacent comparators in the decoding register. A proprietary decoding scheme processes the comparator outputs and provides an 8-bit code to the output register of each ADC; the scheme also minimizes error codes.

Analog input range is established by the voltages applied at the voltage reference inputs ($+V_{REF}$ and $-V_{REF}$). The AD9058 can operate from 0 V to +2 V using the internal voltage reference, or anywhere between -1 V and +2 V using external references. Input range is limited to 2 V p-p when using external references. The internal resistor ladder divides the applied voltage reference into 128 steps, with each step representing two 8-bit quantization levels.




Figure 1. AD9058 Comparator Block Diagram

The on-board voltage reference, $+V_{INT}$, is a bandgap reference which has sufficient drive capability for both reference ladders. It provides a +2 V reference that can drive both ADCs in the AD9058 for unipolar positive operation (0 V to +2 V).

USING THE AD9058

Refer to Figure 2.

Using the internal voltage reference connected to both ADCs as shown reduces the number of external components required to create a complete data acquisition system. The input ranges of the ADCs are positive unipolar in this configuration, ranging from 0 V to +2 V. Bipolar input signals are buffered, amplified, and offset into the proper input range of the ADC using a good low distortion amplifier such as the AD9617 or AD9618.




Figure 2. AD9058 Using Internal +2 V Voltage Reference

AD9058




Figure 3. AD9058 Using External Voltage References

The AD9058 offers considerable flexibility in selecting the analog input ranges of the ADCs; the two independent ADCs can even have different input ranges if required. In Figure 3 above, the AD9058 is shown configured for ± 1 V operation.

The *Reference Ladder Offset* shown in the specifications table refers to the error between the voltage applied to the +V_{REF} (top) or – V_{REF} (bottom) of the reference ladder and the actual voltage required at the analog input to achieve a 1111 1111 or 0000 0000 transition. This indicates the amount of adjustment range which must be designed into the reference circuit for the AD9058.

The diode shown between ground and $-V_S$ is normally reverse biased and is used to prevent latch-up. Its use is recommended for applications in which power supply sequencing might allow $+V_S$ to be applied before $-V_S$; or the $+V_S$ supply is not current limited. If the negative supply is allowed to float (the $+5\text{ V}$ supply is powered up before the -5 V supply), substantial $+5\text{ V}$ supply current will attempt to flow through the substrate (V_S supply contact) to ground. If this current is not limited to $<500\text{ mA}$, the part may be destroyed. The diode prevents this potentially destructive condition from occurring.

Timing

Refer to the AD9058 Timing Diagram. The AD9058 provides latched data outputs with no pipeline delay. To conserve power, the data outputs have relatively slow rise and fall times. When designing system timing, it is important to observe (1) set-up and hold times; and (2) the intervals when data is changing.

Figure 3 shows 2 k Ω pull-down resistors on each of the D₀-D₇ output data bits. When operating at conversion rates higher than 40 MSPS, these resistors help equalize rise and fall times and ease latching the output data into external latches. The 74ACT

logic family devices have short set-up and hold times and are the recommended choices for speeds of 40 MSPS or more.

Layout

To insure optimum performance, a single low-impedance ground plane is recommended. Analog and digital grounds should be connected together and to the ground plane at the AD9058 device. Analog and digital power supplies should be bypassed to ground through 0.1 μF ceramic capacitors as close to the unit as possible.

An evaluation board (ADI part #AD9058/PCB) is available to aid designers and provide a suggested layout. The use of sockets may limit the dynamic performance of the part and is not recommended except for prototype or evaluation purposes.

For prototyping or evaluation, surface mount sockets are available from Methode (part #213-0320602) for evaluating AD9058 surface mount packages. To evaluate the AD9058 in through-hole PCB designs, use the AD9058JD/KD with individual pin sockets (AMP part #6-330808-0). Alternatively, surface mount AD9058 units can be mounted in a through-hole socket (Circuit Assembly Corporation, Irvine California part #CA-44SPC-T).

AD9058 APPLICATIONS

Combining two ADCs in a single package is an attractive alternative in a variety of systems when cost, reliability, and space are important considerations. Different systems emphasize particular specifications, depending on how the part is used.

In high density digital radio communications, a pair of high speed ADCs are used to digitize the in-phase (I) and quadrature (Q) components of a modulated signal. The signal presented to each ADC in this type of system consists of message-dependent amplitudes varying at the symbol rate, which is equal to the sample rates of the converters.




Figure 4. AD9058 Timing Diagram

Figure 5 below shows what the analog input to the AD9058 would look like when observed relative to the sample clock. Signal-to-noise ratio (SNR), transient response, and sample rate are all critical specifications in digitizing this "eye pattern."




Figure 5. AD9058 I and Q Input Signals

Receiver sensitivity is limited by the SNR of the system. For the ADC, SNR is measured in the frequency domain and calculated with a Fast Fourier Transform (FFT). The *signal-to-noise ratio* equals the ratio of the fundamental component of the signal (rms amplitude) to the rms level of the noise. Noise is the sum of all other spectral components, including harmonic distortion, but excluding dc.

Although the signal being sampled does not have a significant slew rate at the instant it is encoded, dynamic performance of the ADC and the system is still critical. *Transient response* is the time required for the AD9058 to achieve full accuracy when a step function input is applied. *Overvoltage recovery time* is the interval required for the AD9058 to recover to full accuracy after an overdriven analog input signal is reduced to its input range.

Time domain performance of the ADC is also extremely important in digital oscilloscopes. When a track (sample)-and-hold is used ahead of the ADC, its operation becomes similar to that described above for receivers.

The dynamic response to high-frequency inputs can be described by the *effective number of bits* (ENOB). The *effective number of bits* is calculated with a sine wave curve fit and is expressed as:

$$ENOB = N - \log_2 [\text{Error (measured)}/\text{Error (ideal)}]$$

where N is the resolution (number of bits) and measured error

is actual rms error calculated from the converter's outputs with a pure sine wave applied as the input.

Maximum conversion rate is defined as the encode (sample) rate at which SNR of the lowest frequency analog test signal drops no more than 3 dB below the guaranteed limit.




Figure 6. Harmonic Distortion vs. Analog Input Frequency




Figure 7. AD9058 Dynamic Performance vs. Analog Input Frequency

MECHANICAL INFORMATION

Die Dimensions $106 \times 108 \times 15 (\pm 2)$ mils
 Pad Dimensions 4×4 mils
 Metalization Gold
 Backing None
 Substrate Potential $-V_S$
 Passivation Nitride
 Die Attach Gold Eutectic (Ceramic)
 Bond Wire 1–1.3 mil, Gold; Gold Ball Bonding

