

Octal Sample-and-Hold with Multiplexed Input

SMP-08

FEATURES

- Internal Hold Capacitors
- Low Droop Rate
- TTL/CMOS Compatible Logic Inputs
- Single or Dual Supply Operation
- Break-Before-Make Channel Addressing
- Compatible With CD4051 Pinout
- Low Cost

APPLICATIONS

- Multiple Path Timing Deskew for A.T.E.
- Memory Programmers
- Mass Flow/Process Control Systems
- Multichannel Data Acquisition Systems
- Robotics and Control Systems
- Medical and Analytical Instrumentation
- Event Analysis
- Stage Lighting Control

ORDERING INFORMATION 1

PACKAGE: 16-PIN DIP/SO		OPERATING	
CERDIP 16-PIN	PLASTIC 16-PIN	TEMPERATURE RANGE	
TBA*	-	MIL	
SMP08FQ	SMP08FP	XIND	
_	SMP08FS	XIND	

- * Consult factory for 883 data sheet.
- Burn-in is available on industrial temperature range parts in CerDIP and plastic DIP packages.

PIN CONNECTIONS

CH4 OUT 1	7 16 V _{DD}	16-PIN CERDIP
CH ₆ OUT 2	IS CH₂ OUT	(Q-Suffix)
INPUT 3	III CH₁ OUT	• •
CH ₇ OUT 💽	13 CH₀ OUT	16-PIN EPOXY DIP
CH ₅ OUT [3]	12 CH ₃ OUT	(P-Suffix)
INH 🙃	11 A CONTROL	
V _{SS} [7]	10 B CONTROL	16-PIN SO
DGND 8	TO CONTROL	(S-Suffix)

GENERAL DESCRIPTION

The SMP-08 is a monolithic octal sample-and-hold; it has eight internal buffer amplifiers, input multiplexer, and internal hold capacitors. It is manufactured in an advanced oxide isolated CMOS technology to obtain high accuracy, low droop rate, and


fast acquisition time. The SMP-08 has a typical linearity error of only 0.01% and can accurately acquire a 10-bit input signal to $\pm 1/2$ LSB in less than seven microseconds. The SMP-08's output swing includes the negative supply in both single and dual supply operation.

The SMP-08 was specifically designed for systems that use a calibration cycle to adjust a multiple of system parameters. The low cost and high level of integration makes the SMP-08 ideal for calibration requirements that have previously required an ASIC, or high cost multiple D/A converters.

The SMP-08 is also ideally suited for a wide variety of sampleand-hold applications including amplifier offset or VCA gain adjustments. One or more SMP-08s can be used with single or multiple DACs to provide multiple set points within a system.

The SMP-08 offers significant cost and size reduction over discrete designs. It is available in a 16-pin hermetic or plastic DIP, or surface mount SOIC package.

FUNCTIONAL DIAGRAM



Manufactured under the following U.S. patent: 4,739,281

REV. B

SAMPLE/TRACK-HOLD AMPLIFIERS 4-101

SMP-08

16-Pin SO (S)

ABSOLUTE MAXIMUM RATINGS (Note 1)

		•	
V to DGND			-0.3V, 17V
V_ to V			-0.3V, 17V
V _{DD} to DGNDV _{DD} to V _{SS} V _{LOGIC} to DGND			-0.3V, V _{DD}
V _{IN} to DGND			V.S. V.D
V to DGND			Vss. Vpp
V _{OUT} to DGND Analog Output Current .			±20mA
Analog Culput Contin.	(Not sl	nort-circuit	protected)
Operating Temperature	Range		
FP, FS		40°0	C to +85°C
Junction Temperature			+150°C
Storage Temperature		–65°C	to +150°C
Lead Temperature (Sok	dering, 60 sec)		+300°C
PACKAGE TYPE	e _{ja} (Note 2)	Θ _{jc}	UNITS
16-Pin Hermetic DIP (Q)	94	12	•c/w
16-Pin Plastic DIP (P)	76	33	°C/W

92

27

NOTES:

- Absolute maximum ratings apply to both DICE and packaged parts, unless otherwise noted.
- O_{II} is specified for worst case mounting conditions, i.e., O_{II} is specified for device in socket for CerDIP and P-DIP packages; O_{II} is specified for device soldered to printed circuit board for SO package.

CAUTION:

- Stresses above those listed under "Absolute Maximum Ratings" may cause
 permanent damage to the device. This is a stress rating only and functional
 operation at or above this specification is not implied. Exposure to the above
 maximum rating conditions for extended periods may affect device reliability.
- Digital inputs and outputs are protected; however, permanent damage may occur on unprotected units from high-energy electrostatic fields. Keep units in conductive foam or packaging at all times until ready to use. Use proper antistatic handling procedures.
- 3. Remove power before inserting or removing units from their sockets.

ELECTRICAL CHARACTERISTICS at V_{DD} = +5V, V_{SS} = -5V, DGND = 0V, R_L = No Load, T_A = -40°C to +85°C for SMP-08F, unless otherwise noted.

°C/W

		•		SMP-08F		
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Linearity Error		-3V ≤ V _{IN} ≤ +3V		0.01		%
	.,	T _A = +25°C		2.5	10	mV
Buffer Offset Voltage	Vos	-40°C ≤ T _A ≤ +85°C		3.5	20	
Hold Step	V _{HS}	V _{IN} = 0V		1	4	mV
Droop Rate	ΔV _{CH} /Δt	T _A = +25°C, V _{IN} = 0V	_	2	20	mV/s
Output Source Current	SOURCE	V _{IN} = 0V (Note 1)	1.2	_	_	mA
Output Sink Current	SINK	V _{iN} = 0V (Note 1)	0.5	_		mA
Output Voltage Range		R _L = 20kΩ	-3.0		+3.0	V
LOGIC CHARACTERISTICS						
Logic Input High Voltage	VINH		2.4	_		٧
Logic Input Low voltage	VINL		_		0.8	٧
Logic Input Current	I _{IN}	V _{IN} = 2.4V		0.5	1	μА
DYNAMIC PERFORMANCE	(Note 2)					
Acquisition Time	t _{AQ}	T _A = +25°C, -3V to +3V to 0.1%	_	7	_	μs
Hold Mode Settling Time	t _H	To ± 1mV of Final Value		1		μs
Channel Select Time	t _{CH}			90		ns
Channel Deselect Time	tocs			45		ns
Inhibit Recovery Time	t _e		_	90		ns
Slew Rate	SR			3		V/µs
Capacitive Load Stability		<30% Overshoot	_	500		pF
Analog Crosstalk		-3V to +3V Step	_	-72	_	₫B

ELECTRICAL CHARACTERISTICS at $V_{DD} = +5V$, $V_{SS} = -5V$, DGND = 0V, $R_L = No$ Load, $T_A = -40$ °C to +85°C for SMP-08F, unless otherwise noted. *Continued*

PARAMETER				SMP-08F		
	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SUPPLY CHARACTERISTICS						
Power Supply Rejection Ratio	PSRR	V _s = ±5V to ±6V	60	75	_	dB
Supply Current I _{DD}		T ₄ = +25°C	_	5.5	7.5	mA
	מס'	-40°C ≤ T _A ≤ +85°C		7.5	9.5	1117

NOTES:

ELECTRICAL CHARACTERISTICS at V_{DD} = +12V, V_{SS} = 0V, DGND = 0V, R_L = No Load, T_A = -40°C to +85°C for SMP-08F, unless otherwise noted.

				SMP-08F		
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Linearity Error		60mV ≤ V _{IN} ≤ 10V	, · · · . -	0.01	_	%
Buffer Offset Voltage	V	T _A = +25°C	_	2.5	10	mV
Bullet Offset Voltage	Vos	-40°C ≤ T _A ≤ +85°C	-	3.5	20	
Hold Step	V _{HS}	V _{IN} = 6V		1	4	m∀
Droop Rate	ΔV _{CH} /Δt	$T_A = +25^{\circ}C, V_{IN} = 6V$		2	20	mV/s
Output Source Current	SOURCE	V _{IN} = 6V (Note 1)	1.2		_	mA
Output Sink Current	Isink	V _{IN} = 6V (Note 1)	0.5	_	_	mA
Output Voltage Range		$R_L = 20k\Omega$	0.06		10.0	v
Output Voltage Hange		R _L = 10kΩ	0.06		9.5	
LOGIC CHARACTERISTICS						
Logic Input High Voltage	V _{INH}		2.4	-	_	٧
Logic Input Low voltage	V _{INL}		-		0.8	٧
Logic Input Current	I _{IN}	V _{IN} = 2.4V	_	0.5	1	μΑ
DYNAMIC PERFORMANCE (N	lote 2)					
Acquisition Time	t _{AQ}	T _A = +25°C, 0 to 10V to 0.1%	_	9	_	μs
Hold Mode Settling Time	t _H	To±1mV of Final Value	_	1	_	μs
Channel Select Time	t _{CH}		_	90		ns
Channel Deselect Time	tocs			45	_	. ns
Inhibit Recovery Time	t _{iR}			90	_	ns
Siew Rate	SR	R _L = 20kΩ (Note 3)	3	4	_	V/µs
Capacitive Load Stability		<30% Overshoot	_	500		pF
Analog Crosstalk		0 to 10V Step		-72		dB
SUPPLY CHARACTERISTICS						
Power Supply Rejection Ratio	PSRR	10.8V ≤ V _{DD} ≤ 13.2V	60	75	_	dB
Surah Current		T _A =+25°C		6.0	8.0	mA
Supply Current	DD	-40°C ≤T _A ≤ +85°C		8.0	10.0	

NOTES:

SAMPLE/TRACK-HOLD AMPLIFIERS 4-103

Outputs are capable of sinking and sourcing over 20mA but offset is guaranteed at specified load levels.

^{2.} All input control signals are specified with $t_r = t_{\phi} = 5 ns$ (10% to 90% of +5V) and timed from a voltage level of 1.6V.


Outputs are capable of sinking and sourcing over 20mA but offset is guaranteed at specified load levels.

All input control signals are specified with t_f = t_f = 5ns (10% to 90% of +5V) and timed from a voltage level of 1.6V.

^{3.} Slew rate is measured in the sample mode with a 0 to 10V step from 20% to 80%.

SMP-08

DICE CHARACTERISTICS




WAFER TEST LIMITS at V_{DD} = +12V, V_{SS} = DGND = 0V, R_L = No Load, T_A = +25°C, unless otherwise specified.

PARAMETER	SYMBOL	CONDITIONS	SMP-08GBC LIMITS	UNITS
Buffer Offset Voltage	Vos	V _{IN} = +6V	20	mV MAX
Droop Rate	ΔV _{CH} /Δt	V _{IN} = +6V	20	mV/s MAX
Output Source Current	SOURCE	V _{IN} = +6V	1.2	mA MIN
Output Sink Current	SINK	V _{IN} = +6V	0.5	mA MiN
Output Voltage Range		$R_L = 20k\Omega$ $R_L = 10k\Omega$	0.06/10.0 0.06/9.5	V MAX/MIN
LOGIC CHARACTERISTICS				
Logic Input High Voltage	V _{INH}		2.4	V MIN
Logic Input Low Voltage	V _{INL}		0.8	V MAX
Logic Input Current	I _{IN}	V _{IN} = 2.4V	1	μ A M AX
SUPPLY CHARCTERISTICS				
Power Supply Rejection Ratio	PSRR	10.8V ≤ V _{DD} ≤ 13.2	60	dB MIN
Supply Current	I _{DD}		8.0	mA MAX

NOTE:


Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualifications through sample lot assembly and testing.


TYPICAL PERFORMANCE CHARACTERISTICS





SAMPLE/TRACK-HOLD AMPLIFIERS 4-105


TYPICAL PERFORMANCE CHARACTERISTICS Continued


















BURN-IN CIRCUIT



APPLICATIONS INFORMATION

The SMP-08, a multiplexed octal S/H, minimizes board space in systems requiring cycled calibration or an array of control voltages. When used in conjunction with a low cost 10-bit D/A, the SMP-08 can easily be integrated into microprocessor based systems. Since the SMP-08 features break-before-make switching and an internal decoder, no external logic is required. The SMP-08 has an internally regulated TTL supply so that TTL/CMOS compatibility is maintained over the full supply range. See Figure 1 for channel decode address information.

POWER SUPPLIES

The SMP-08 is capable of operating with either single or dual supplies, over a voltage range of 7 to 15 volts. Based on the supply voltages chosen, V_{DD} and V_{SS} establish the input and output voltage range, which is:

$$(V_{SS} + 0.06V) \le V_{OUT/IN} \le (V_{DD} - 2V)$$

Note that several specifications, including acquisition time, offset and output voltage compliance will degrade for supply voltages of less than 7V.

If split supplies are used, the negative supply should be bypassed with a 0.1μ F capacitor in parallel with a 10μ F to ground. The internal hold capacitors are connected to this supply pin and any noise will appear at the outputs.

In single supply applications, it is extremely important that the V_{SS} (negative supply) pin is connected to a clean ground. The hold capacitors are internally tied to the V_{SS} (negative) rail. Any ground noise or disturbance will directly couple to the output of the sample-and-hold, degrading the signal-to-noise performance. The analog and digital ground traces on the circuit board should be physically separated to reduce digital switching noise from entering the analog circuitry.

POWER SUPPLY SEQUENCING

 $\rm V_{DD}$ should be applied to the SMP-08 before the logic input signals. The SMP-08 has been designed to be immune to latchup, but standard precautions should still be taken.

OUTPUT BUFFERS (Pins 1, 2, 4, 5, 12, 13, 14, 15)

The buffer offset specification is 10mV; this is less than 1/2 LSB of an 8-bit DAC with 10V full scale. The hold step (magnitude of step caused in the output voltage when switching from sample-to-hold mode, also referred to as the pedestal error or sample-to-hold offset), is about 2mV with little variation over the full output voltage range. The droop rate of a held channel is 2mV/s typical and 20mV/s maximum.

The buffers are designed to drive loads connected to ground. The outputs can source more than 20mA, over the full voltage range, but have limited current sinking capability near V_{SS}. In split supply operation, symmetrical output swings can be obtained by restricting the output range to 2V from either supply.

On-chip SMP-08 buffers eliminate potential stability problems associated with external buffers; outputs are stable with capacitive loads up to 500pF. However, since the SMP-08's buffer outputs are not short-circuit protected, care should be taken to avoid shorting any output to the supplies or ground.

SIGNAL INPUT (Pin 3)

The signal input should be driven from a low impedance voltage source such as the output of an op amp. The op amp should have a high slew rate and fast settling time if the SMP-08's acquisition time characteristics are to be maintained. As with all CMOS devices, all input voltages should be kept within range of the supply rails ($V_{SS} \le V_{IN} \le V_{DD}$) to avoid the possibility of latchup. If single supply operation is desired, op amps such as the OP-21, OP-80, or OP-90 that have input and output voltage compliances including ground, can be used to drive the inputs. Split supplies, such as $\pm 7.5 V$, can be used with the SMP-08.

APPLICATION TIPS

All unused digital inputs should be connected to logic LOW and unused analog inputs connected to analog ground. For connector-driven analog inputs that may become temporarily disconnected, a resistor to V_{DD} , V_{SS} or analog ground should be used with a value ranging from 200 Ω to 1 Ω .




FIGURE 1: 8-Channel Multiplexed D/A Converter

Do not apply signals to the SMP-08 with power off unless the input current is limited to less than 10mA.

TYPICAL APPLICATIONS AN 8-CHANNEL MULTIPLEXED D/A CONVERTER

Figure 1 illustrates a typical multiplexing function of the SMP-08. It is used to sample-and-hold eight different output voltages corresponding to eight different digital codes from a D/A converter. The SMP-08's droop rate of 20mV/s requires a refresh once every 500ms, before the voltage drifts beyond 1/2 LSB accuracy (1 LSB of an 8-bit DAC is equivalent to 19.5mV, out of a full-scale voltage of 5V). For a 10-bit DAC, the refresh rate must be less than 120ms, and, for a 12-bit system, 31ms. This implementation is very cost-effective compared to using multiple DACs as the number of output channels increases.