

### FEATURES

- Internal Hold Capacitors
- Low Droop Rate
- TTL/CMOS Compatible Logic Inputs
- Single or Dual Supply Operation
- Break-Before-Make Channel Addressing
- Compatible With CD4051 Pinout
- Low Cost

### APPLICATIONS

- Multiple Path Timing Deskew for A.T.E.
- Memory Programmers
- Mass Flow/Process Control Systems
- Multichannel Data Acquisition Systems
- Robotics and Control Systems
- Medical and Analytical Instrumentation
- Event Analysis
- Stage Lighting Control


### ORDERING INFORMATION<sup>†</sup>

PACKAGE: 16-PIN DIP/SO		OPERATING TEMPERATURE RANGE
CERDIP 16-PIN	PLASTIC 16-PIN	
TBA*	—	MIL
SMP08FQ	SMP08FP	XIND
—	SMP08FS	XIND

\* Consult factory for 883 data sheet.

† Burn-in is available on industrial temperature range parts in CerDIP and plastic DIP packages.

### PIN CONNECTIONS



### GENERAL DESCRIPTION

The SMP-08 is a monolithic octal sample-and-hold; it has eight internal buffer amplifiers, input multiplexer, and internal hold capacitors. It is manufactured in an advanced oxide isolated CMOS technology to obtain high accuracy, low droop rate, and


fast acquisition time. The SMP-08 has a typical linearity error of only 0.01% and can accurately acquire a 10-bit input signal to  $\pm 1/2$  LSB in less than seven microseconds. The SMP-08's output swing includes the negative supply in both single and dual supply operation.

The SMP-08 was specifically designed for systems that use a calibration cycle to adjust a multiple of system parameters. The low cost and high level of integration makes the SMP-08 ideal for calibration requirements that have previously required an ASIC, or high cost multiple D/A converters.

The SMP-08 is also ideally suited for a wide variety of sample-and-hold applications including amplifier offset or VCA gain adjustments. One or more SMP-08s can be used with single or multiple DACs to provide multiple set points within a system.

The SMP-08 offers significant cost and size reduction over discrete designs. It is available in a 16-pin hermetic or plastic DIP, or surface mount SOIC package.

### FUNCTIONAL DIAGRAM



# SMP-08

## ABSOLUTE MAXIMUM RATINGS (Note 1)

$V_{DD}$ to DGND	.....	-0.3V, 17V
$V_{DD}$ to $V_{SS}$	.....	-0.3V, 17V
$V_{DD}$ to DGND	.....	-0.3V, $V_{DD}$
$V_{IN}$ to DGND	.....	$V_{SS}$ , $V_{DD}$
$V_{OUT}$ to DGND	.....	$V_{SS}$ , $V_{DD}$
Analog Output Current	.....	±20mA

(Not short-circuit protected)

## Operating Temperature Range

FP, FS	.....	-40°C to +85°C
Junction Temperature	.....	+150°C
Storage Temperature	.....	-65°C to +150°C
Lead Temperature (Soldering, 60 sec)	.....	+300°C

PACKAGE TYPE	$\theta_{JA}$ (Note 2)	$\theta_{JC}$	UNITS
16-Pin Hermetic DIP (Q)	94	12	°C/W
16-Pin Plastic DIP (P)	76	33	°C/W
16-Pin SO (S)	92	27	°C/W

## NOTES:

1. Absolute maximum ratings apply to both DICE and packaged parts, unless otherwise noted.
2.  $\theta_{JA}$  is specified for worst case mounting conditions, i.e.,  $\theta_{JA}$  is specified for device in socket for CerDIP and P-DIP packages;  $\theta_{JA}$  is specified for device soldered to printed circuit board for SO package.

## CAUTION:

1. Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation at or above this specification is not implied. Exposure to the above maximum rating conditions for extended periods may affect device reliability.
2. Digital inputs and outputs are protected; however, permanent damage may occur on unprotected units from high-energy electrostatic fields. Keep units in conductive foam or packaging at all times until ready to use. Use proper anti-static handling procedures.
3. Remove power before inserting or removing units from their sockets.

**ELECTRICAL CHARACTERISTICS** at  $V_{DD} = +5V$ ,  $V_{SS} = -5V$ , DGND = 0V,  $R_L = \text{No Load}$ ,  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$  for SMP-08F, unless otherwise noted.

PARAMETER	SYMBOL	CONDITIONS	SMP-08F			UNITS
			MIN	TYP	MAX	
Linearity Error		$-3V \leq V_{IN} \leq +3V$	—	0.01	—	%
Buffer Offset Voltage	$V_{OS}$	$T_A = +25^\circ\text{C}$ $-40^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$	—	2.5 3.5	10 20	mV
Hold Step	$V_{HS}$	$V_{IN} = 0V$	—	1	4	mV
Droop Rate	$\Delta V_{CH}/\Delta t$	$T_A = +25^\circ\text{C}$ , $V_{IN} = 0V$	—	2	20	mV/s
Output Source Current	$I_{SOURCE}$	$V_{IN} = 0V$ (Note 1)	1.2	—	—	mA
Output Sink Current	$I_{SINK}$	$V_{IN} = 0V$ (Note 1)	0.5	—	—	mA
Output Voltage Range		$R_L = 20k\Omega$	-3.0	—	+3.0	V
<b>LOGIC CHARACTERISTICS</b>						
Logic Input High Voltage	$V_{INH}$		2.4	—	—	V
Logic Input Low voltage	$V_{INL}$		—	—	0.8	V
Logic Input Current	$I_{IN}$	$V_{IN} = 2.4V$	—	0.5	1	μA
<b>DYNAMIC PERFORMANCE (Note 2)</b>						
Acquisition Time	$t_{AO}$	$T_A = +25^\circ\text{C}$ , $-3V$ to $+3V$ to 0.1%	—	7	—	μs
Hold Mode Settling Time	$t_H$	To $\pm 1mV$ of Final Value	—	1	—	μs
Channel Select Time	$t_{CH}$		—	90	—	ns
Channel Deselect Time	$t_{DCS}$		—	45	—	ns
Inhibit Recovery Time	$t_{IR}$		—	90	—	ns
Slew Rate	SR		—	3	—	V/μs
Capacitive Load Stability		<30% Overshoot	—	500	—	pF
Analog Crosstalk		-3V to +3V Step	—	-72	—	dB

**ELECTRICAL CHARACTERISTICS** at  $V_{DD} = +5V$ ,  $V_{SS} = -5V$ ,  $DGND = 0V$ ,  $R_L = \text{No Load}$ ,  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$  for SMP-08F, unless otherwise noted. *Continued*

PARAMETER	SYMBOL	CONDITIONS	SMP-08F			UNITS
			MIN	TYP	MAX	
SUPPLY CHARACTERISTICS						
Power Supply Rejection Ratio	PSRR	$V_S = \pm 5V$ to $\pm 6V$	60	75	—	dB
Supply Current	$I_{DD}$	$T_A = +25^{\circ}C$ $-40^{\circ}C \leq T_A \leq +85^{\circ}C$	— —	5.5 7.5	7.5 9.5	mA

**NOTES:**

- Outputs are capable of sinking and sourcing over 20mA but offset is guaranteed at specified load levels.
- All input control signals are specified with  $t_r = t_f = 5\text{ns}$  (10% to 90% of +5V) and timed from a voltage level of 1.6V.

**ELECTRICAL CHARACTERISTICS** at  $V_{DD} = +12V$ ,  $V_{SS} = 0V$ ,  $DGND = 0V$ ,  $R_L = \text{No Load}$ ,  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$  for SMP-08F, unless otherwise noted.


SMP-08F						
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Linearity Error		60mV ≤ V <sub>IN</sub> ≤ 10V	—	0.01	—	%
Buffer Offset Voltage	V <sub>OS</sub>	T <sub>A</sub> = +25°C -40°C ≤ T <sub>A</sub> ≤ +85°C	— —	2.5 3.5	10 20	mV
Hold Step	V <sub>HS</sub>	V <sub>IN</sub> = 6V	—	1	4	mV
Droop Rate	ΔV <sub>CH</sub> /Δt	T <sub>A</sub> = +25°C, V <sub>IN</sub> = 6V	—	2	20	mV/s
Output Source Current	I <sub>SOURCE</sub>	V <sub>IN</sub> = 6V (Note 1)	1.2	—	—	mA
Output Sink Current	I <sub>SINK</sub>	V <sub>IN</sub> = 6V (Note 1)	0.5	—	—	mA
Output Voltage Range		R <sub>L</sub> = 20kΩ R <sub>L</sub> = 10kΩ	0.06 0.06	— —	10.0 9.5	V
LOGIC CHARACTERISTICS						
Logic Input High Voltage	V <sub>INH</sub>		2.4	—	—	V
Logic Input Low voltage	V <sub>INL</sub>		—	—	0.8	V
Logic Input Current	I <sub>IN</sub>	V <sub>IN</sub> = 2.4V	—	0.5	1	μA
DYNAMIC PERFORMANCE (Note 2)						
Acquisition Time	t <sub>AQ</sub>	T <sub>A</sub> = +25°C, 0 to 10V to 0.1%	—	9	—	μs
Hold Mode Settling Time	t <sub>H</sub>	To ± 1mV of Final Value	—	1	—	μs
Channel Select Time	t <sub>CH</sub>		—	90	—	ns
Channel Deselect Time	t <sub>DCS</sub>		—	45	—	ns
Inhibit Recovery Time	t <sub>IR</sub>		—	90	—	ns
Slew Rate	SR	R <sub>L</sub> = 20kΩ (Note 3)	3	4	—	V/μs
Capacitive Load Stability		<30% Overshoot	—	500	—	pF
Analog Crosstalk		0 to 10V Step	—	-72	—	dB
SUPPLY CHARACTERISTICS						
Power Supply Rejection Ratio	PSRR	10.8V ≤ V <sub>DD</sub> ≤ 13.2V	60	75	—	dB
Supply Current	I <sub>DD</sub>	T <sub>A</sub> = +25°C -40°C ≤ T <sub>A</sub> ≤ +85°C	— —	6.0 8.0	8.0 10.0	mA

**NOTES:**

- Outputs are capable of sinking and sourcing over 20mA but offset is guaranteed at specified load levels.
- All input control signals are specified with  $t_r = t_f = 5\text{ns}$  (10% to 90% of +5V) and timed from a voltage level of 1.6V.
- Slew rate is measured in the sample mode with a 0 to 10V step from 20% to 80%.

# SMP-08

## DICE CHARACTERISTICS



DIE SIZE 0.080 x 0.120 Inch, 9,600 sq. mils  
(2.032 x 3.048 mm, 6.193 sq. mm)

- |                        |                         |
|------------------------|-------------------------|
| 1. CH <sub>4</sub> OUT | 9. C CONTROL            |
| 2. CH <sub>3</sub> OUT | 10. B CONTROL           |
| 3. INPUT               | 11. A CONTROL           |
| 4. CH <sub>7</sub> OUT | 12. CH <sub>3</sub> OUT |
| 5. CH <sub>5</sub> OUT | 13. CH <sub>0</sub> OUT |
| 6. INH                 | 14. CH <sub>1</sub> OUT |
| 7. V <sub>SS</sub>     | 15. CH <sub>2</sub> OUT |
| 8. DGND                | 16. V <sub>DD</sub>     |










**WAFER TEST LIMITS** at  $V_{DD} = +12V$ ,  $V_{SS} = DGND = 0V$ ,  $R_L = \text{No Load}$ ,  $T_A = +25^\circ C$ , unless otherwise specified.

			SMP-08GBC	
PARAMETER	SYMBOL	CONDITIONS	LIMITS	UNITS
Buffer Offset Voltage	V <sub>OS</sub>	V <sub>IN</sub> = +6V	20	mV MAX
Droop Rate	ΔV <sub>CH</sub> /Δt	V <sub>IN</sub> = +6V	20	mV/s MAX
Output Source Current	I <sub>SOURCE</sub>	V <sub>IN</sub> = +6V	1.2	mA MIN
Output Sink Current	I <sub>SINK</sub>	V <sub>IN</sub> = +6V	0.5	mA MIN
Output Voltage Range		R <sub>L</sub> = 20kΩ	0.06/10.0	V MAX/MIN
		R <sub>L</sub> = 10kΩ	0.06/9.5	
LOGIC CHARACTERISTICS				
Logic Input High Voltage	V <sub>INH</sub>		2.4	V MIN
Logic Input Low Voltage	V <sub>INL</sub>		0.8	V MAX
Logic Input Current	I <sub>IN</sub>	V <sub>IN</sub> = 2.4V	1	μA MAX
SUPPLY CHARACTERISTICS				
Power Supply Rejection Ratio	PSRR	10.8V ≤ V <sub>DD</sub> ≤ 13.2	60	dB MIN
Supply Current	I <sub>DD</sub>		8.0	mA MAX








**NOTE:**

Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualifications through sample lot assembly and testing.


## TYPICAL PERFORMANCE CHARACTERISTICS



TYPICAL PERFORMANCE CHARACTERISTICS *Continued*



## BURN-IN CIRCUIT



## APPLICATIONS INFORMATION

The SMP-08, a multiplexed octal S/H, minimizes board space in systems requiring cycled calibration or an array of control voltages. When used in conjunction with a low cost 10-bit D/A, the SMP-08 can easily be integrated into microprocessor based systems. Since the SMP-08 features break-before-make switching and an internal decoder, no external logic is required. The SMP-08 has an internally regulated TTL supply so that TTL/CMOS compatibility is maintained over the full supply range. See Figure 1 for channel decode address information.

## POWER SUPPLIES

The SMP-08 is capable of operating with either single or dual supplies, over a voltage range of 7 to 15 volts. Based on the supply voltages chosen,  $V_{DD}$  and  $V_{SS}$  establish the input and output voltage range, which is:

$$(V_{SS} + 0.06V) \leq V_{OUT/IN} \leq (V_{DD} - 2V)$$

Note that several specifications, including acquisition time, offset and output voltage compliance will degrade for supply voltages of less than 7V.

If split supplies are used, the negative supply should be bypassed with a 0.1μF capacitor in parallel with a 10μF to ground. The internal hold capacitors are connected to this supply pin and any noise will appear at the outputs.

In single supply applications, it is extremely important that the  $V_{SS}$  (negative supply) pin is connected to a clean ground. The hold capacitors are internally tied to the  $V_{SS}$  (negative) rail. Any ground noise or disturbance will directly couple to the output of the sample-and-hold, degrading the signal-to-noise performance. The analog and digital ground traces on the circuit board should be physically separated to reduce digital switching noise from entering the analog circuitry.

## POWER SUPPLY SEQUENCING

$V_{DD}$  should be applied to the SMP-08 before the logic input signals. The SMP-08 has been designed to be immune to latch-up, but standard precautions should still be taken.

## OUTPUT BUFFERS (Pins 1, 2, 4, 5, 12, 13, 14, 15)

The buffer offset specification is 10mV; this is less than 1/2 LSB of an 8-bit DAC with 10V full scale. The hold step (magnitude of step caused in the output voltage when switching from sample-to-hold mode, also referred to as the pedestal error or sample-to-hold offset), is about 2mV with little variation over the full output voltage range. The droop rate of a held channel is 2mV/s typical and 20mV/s maximum.

The buffers are designed to drive loads connected to ground. The outputs can source more than 20mA, over the full voltage range, but have limited current sinking capability near  $V_{SS}$ . In split supply operation, symmetrical output swings can be obtained by restricting the output range to 2V from either supply.

On-chip SMP-08 buffers eliminate potential stability problems associated with external buffers; outputs are stable with capacitive loads up to 500pF. However, since the SMP-08's buffer outputs are not short-circuit protected, care should be taken to avoid shorting any output to the supplies or ground.


## SIGNAL INPUT (Pin 3)

The signal input should be driven from a low impedance voltage source such as the output of an op amp. The op amp should have a high slew rate and fast settling time if the SMP-08's acquisition time characteristics are to be maintained. As with all CMOS devices, all input voltages should be kept within range of the supply rails ( $V_{SS} \leq V_{IN} \leq V_{DD}$ ) to avoid the possibility of latch-up. If single supply operation is desired, op amps such as the OP-21, OP-80, or OP-90 that have input and output voltage compliances including ground, can be used to drive the inputs. Split supplies, such as  $\pm 7.5V$ , can be used with the SMP-08.

## APPLICATION TIPS

All unused digital inputs should be connected to logic LOW and unused analog inputs connected to analog ground. For connector-driven analog inputs that may become temporarily disconnected, a resistor to  $V_{DD}$ ,  $V_{SS}$  or analog ground should be used with a value ranging from 200kΩ to 1MΩ.

# SMP-08



**FIGURE 1: 8-Channel Multiplexed D/A Converter**

Do not apply signals to the SMP-08 with power off unless the input current is limited to less than 10mA.

## TYPICAL APPLICATIONS

## AN 8-CHANNEL MULTIPLEXED D/A CONVERTER

Figure 1 illustrates a typical multiplexing function of the SMP-08. It is used to sample-and-hold eight different output voltages

corresponding eight different digital codes from a D/A converter. The SMP-08's droop rate of 20mV/s requires a refresh once every 500ms, before the voltage drifts beyond 1/2 LSB accuracy (1 LSB of an 8-bit DAC is equivalent to 19.5mV, out of a full-scale voltage of 5V). For a 10-bit DAC, the refresh rate must be less than 120ms, and, for a 12-bit system, 31ms. This implementation is very cost-effective compared to using multiple DACs as the number of output channels increases.