


FEATURES

44V Supply Maximum Rating
V_{SS} to V_{DD} Analog Signal Range
Single/Dual Supply Specifications
Wide Supply Ranges (10.8V to 16.5V)
Microprocessor Compatible (100ns WR Pulse)
Extended Plastic Temperature Range
 (-40°C to +85°C)
Low Leakage (20pA typ)
Low Power Dissipation (28mW max)
Available in DIP, SOIC, PLCC and LCCC Packages
Superior Alternative to:
 DG526
 DG527

FUNCTIONAL BLOCK DIAGRAMS

GENERAL DESCRIPTION

The ADG526A and ADG527A are CMOS monolithic analog multiplexers with 16 channels and dual 8 channels respectively. On-chip latches facilitate microprocessor interfacing. The ADG526A switches one of 16 inputs to a common output depending on the state of four binary addresses and an enable input. The ADG527A switches one of 8 differential inputs to a common differential output depending on the state of three binary addresses and an enable input. Both devices have TTL and 5V CMOS logic compatible digital inputs.

The ADG526A and ADG527A are designed on an enhanced LC²MOS process which gives an increased signal capability of V_{SS} to V_{DD} and enables operation over a wide range of supply voltages. The devices can comfortably operate anywhere in the 10.8V to 16.5V single or dual supply range. These multiplexers also feature high switching speeds and low R_{ON}.

PRODUCT HIGHLIGHTS

1. Single/Dual Supply Specifications with a Wide Tolerance:
The devices are specified in the 10.8V to 16.5V range for both single and dual supplies.
2. Easily Interfaced:
The ADG526A and ADG527A can be easily interfaced with microprocessors. The WR signal latches the state of the Address control lines and the Enable line. The RS signal clears both the address and enable data in the latches resulting in no output (all switches off). RS can be tied to the microprocessor reset pin.
3. Extended Signal Range:
The enhanced LC²MOS processing results in a high breakdown and an increased analog signal range of V_{SS} to V_{DD}.
4. Break-Before-Make Switching:
Switches are guaranteed break-before-make so that input signals are protected against momentary shorting.
5. Low Leakage:
Leakage currents in the range of 20pA make these multiplexers suitable for high precision circuits.

ADG526A/ADG527A—SPECIFICATIONS

Dual Supply ($V_{DD} = +10.8V$ to $+16.5V$, $V_{SS} = -10.8V$ to $-16.5V$ unless otherwise noted.)

	ADG526A ADG527A K Version		ADG526A ADG527A B Version		ADG526A ADG527A T Version			
Parameter	-40°C to $+25^{\circ}\text{C}$		-40°C to $+25^{\circ}\text{C}$		-55°C to $+25^{\circ}\text{C}$		Units	Comments
ANALOG SWITCH								
Analog Signal Range	V_{SS} V_{DD}	V_{SS} V_{DD}	V_{SS} V_{DD}	V_{SS} V_{DD}	V_{SS} V_{DD}	V_{SS} V_{DD}	V min V max	
R_{ON}	280 450 300	280 600 400	280 450 300	450 600 400	280 450 300	600 400 400	Ω typ Ω max Ω max Ω max Ω max $\%/\text{C typ}$ $\% \text{ typ}$	$-10\text{V} \leq V_S \leq +10\text{V}$, $I_{DS} = 1\text{mA}$; Test Circuit $V_{DD} = 15\text{V} (\pm 10\%)$, $V_{SS} = -15\text{V} (\pm 10\%)$ $V_{DD} = 15\text{V} (\pm 5\%)$, $V_{SS} = -15\text{V} (\pm 5\%)$ $-10\text{V} \leq V_S \leq +10\text{V}$, $I_{DS} = 1\text{mA}$ $-10\text{V} \leq V_S \leq +10\text{V}$, $I_{DS} = 1\text{mA}$
R_{ON} Drift	0.6	0.6			0.6			
R_{ON} Match	5	5			5			
$I_S(\text{OFF})$, Off Input Leakage	0.02 1	0.02 50	0.02 1	0.02 50	0.02 1	50	nA typ nA max	$V_1 = \pm 10\text{V}$, $V_2 = \mp 10\text{V}$; Test Circuit 2
$I_D(\text{OFF})$, Off Output Leakage	0.04	0.04			0.04		nA typ	$V_1 = \pm 10\text{V}$, $V_2 = \mp 10\text{V}$; Test Circuit 3
ADG526A	1	200	1	200	1	200	nA max	
ADG527A	1	100	1	100	1	100	nA max	
$I_D(\text{ON})$, On Channel Leakage	0.04	0.04			0.04		nA typ	$V_1 = \pm 10\text{V}$, $V_2 = \mp 10\text{V}$; Test Circuit 4
ADG526A	1	200	1	200	1	200	nA max	
ADG527A	1	100	1	100	1	100	nA max	
I_{DIF} , Differential Off Output Leakage (ADG527A only)	25		25		25		nA max	$V_1 = \pm 10\text{V}$, $V_2 = \mp 10\text{V}$; Test Circuit 5
DIGITAL CONTROL								
V_{INH} , Input High Voltage	2.4		2.4		2.4		V min	
V_{INL} , Input Low Voltage	0.8		0.8		0.8		V max	
I_{IN} or I_{INH}	1		1		1		$\mu\text{A max}$	
C_{IN} Digital Input Capacitance	8		8		8		pF max	$V_{IN} = 0$ to V_{DD}
DYNAMIC CHARACTERISTICS¹								
$t_{\text{TRANSITION}}$	200 300	400	200 300	400	200 300	400	ns typ ns max	$V_1 = \pm 10\text{V}$, $V_2 = \mp 10\text{V}$; Test Circuit 6
t_{OPEN}	50 25	10	50 25	10	50 25	10	ns typ ns min	Test Circuit 7
$t_{\text{ON}}(\text{EN}, \overline{\text{WR}})$	200 300	400	200 300	400	200 300	400	ns typ ns max	Test Circuits 8 and 9
$t_{\text{OFF}}(\text{EN}, \overline{\text{RS}})$	200 300	400	200 300	400	200 300	400	ns typ ns max	Test Circuits 8 and 10
t_w Write Pulse Width	100	120	100	120	100	130	ns min	See Figure 1
t_s Address, Enable Setup Time	100		100		100		ns min	See Figure 1
t_h Address, Enable Hold Time	10		10		10		ns min	See Figure 1
t_{RS} Reset Pulse Width	100		100		100		ns min	See Figure 2
OFF Isolation	68 50		68 50		68 50		dB typ dB min	$V_{EN} = 0.8\text{V}$, $R_L = 1\text{k}\Omega$, $C_L = 15\text{pF}$, $V_S = 7\text{V rms}$, $f = 100\text{kHz}$
$C_S(\text{OFF})$	5		5		5		pF typ	$V_{EN} = 0.8\text{V}$
$C_D(\text{OFF})$								$V_{EN} = 0.8\text{V}$
ADG526A	44		44		44		pF typ	
ADG527A	22		22		22		pF typ	
Q_{INJ} , Charge Injection	4		4		4		pC typ	$R_S = 0\Omega$, $V_S = 0\text{V}$; Test Circuit 11
POWER SUPPLY								
I_{DD}	0.6	1.5	0.6	1.5	0.6	1.5	mA typ mA max	$V_{IN} = V_{INL}$ or V_{INH}
I_{SS}	20	0.2	20	0.2	20	0.2	$\mu\text{A typ}$ mA max	$V_{IN} = V_{INL}$ or V_{INH}
Power Dissipation	10	28	10	28	10	28	mW typ mW max	

NOTE

¹Sample tested at $+25^{\circ}\text{C}$ to ensure compliance.

Specifications subject to change without notice.

ADG526A/ADG527A

Single Supply ($V_{DD} = +10.8V$ to $+16.5V$, $V_{SS} = GND = 0V$ unless otherwise noted.)

Parameter	ADG526A ADG527A K Version		ADG526A ADG527A B Version		ADG526A ADG527A T Version		Units	Comments	
	−40°C to +25°C +85°C		−40°C to +25°C +85°C		−55°C to +25°C +125°C				
ANALOG SWITCH									
Analog Signal Range	V_{SS} V_{DD}	V_{SS} V_{DD}	V_{SS} V_{DD}	V_{SS} V_{DD}	V_{SS} V_{DD}	V_{SS} V_{DD}	V_{min} V_{max} Ω_{typ} Ω_{max} %/ $^{\circ}C$ typ % typ		
R_{ON}	500 700	500 1000	500 700	500 1000	500 700	500 1000		$0V \leq V_S \leq +10V, I_{DS} = 0.5mA$; Test Circuit 1	
R_{ON} Drift	0.6	0.6	0.6	0.6	0.6	0.6		$0V \leq V_S \leq +10V, I_{DS} = 0.5mA$	
R_{ON} Match	5	5	5	5	5	5		$0V \leq V_S \leq +10V, I_{DS} = 0.5mA$	
$I_S(OFF)$, Off Input Leakage	0.02 1	0.02 50	0.02 1	0.02 50	0.02 1	0.02 50	nA typ nA max	$V1 = +10V/0V, V2 = 0V/+10V$; Test Circuit 2	
$I_D(OFF)$, Off Output Leakage	0.04 1	0.04 200	0.04 1	0.04 200	0.04 1	0.04 200	nA typ nA max	$V1 = +10V/0V, V2 = 0V/+10V$; Test Circuit 3	
$I_D(ON)$, On Channel Leakage	0.04 1	0.04 200	0.04 1	0.04 200	0.04 1	0.04 200	nA typ nA max	$V1 = +10V/0V, V2 = 0V/+10V$; Test Circuit 4	
$I_{D,OFF}$, Differential Off Output Leakage (ADG527A only)	25 1	25 100	25 1	25 100	25 1	25 100	nA max	$V1 = +10V/0V, V2 = 0V/+10V$; Test Circuit 5	
DIGITAL CONTROL									
V_{INH} , Input High Voltage	2.4		2.4		2.4		V_{min} V_{max}		
V_{INL} , Input Low Voltage	0.8 1		0.8 1		0.8 1		μA_{max} pF max	$V_{IN} = 0$ to V_{DD}	
I_{INL} or I_{INH}	8		8		8				
DYNAMIC CHARACTERISTICS¹									
$t_{TRANSITION}$	300 450	600	300 450	600	300 450	600	ns typ ns max	$V1 = +10V/0V, V2 = 0V/+10V$; Test Circuit 6	
t_{OPEN}	50 25		50 25		50 25		ns typ ns min	Test Circuit 7	
$t_{ON}(EN, \overline{WR})$	250 450	600	250 450	600	250 450	600	ns typ ns max	Test Circuits 8 and 9	
$t_{OFF}(EN, \overline{RS})$	250 450	600	250 450	600	250 450	600	ns typ ns max	Test Circuits 8 and 10	
t_W Write Pulse Width	100	120	100	120	100	130	ns min	See Figure 1	
t_S Address, Enable Setup Time	100		100		100		ns min	See Figure 1	
t_H Address, Enable Hold Time	10		10		10		ns min	See Figure 1	
t_{RS} Reset Pulse Width	100		100		100		ns min	See Figure 2	
OFF Isolation	68 50		68 50		68 50		dB typ dB min	$V_{EN} = 0.8V, R_L = 1k\Omega, C_L = 15pF$, $V_S = 3.5V$ rms, $f = 100kHz$	
$C_S(OFF)$	5		5		5		pF typ	$V_{EN} = 0.8V$	
$C_D(OFF)$									
ADG526A	44		44		44		pF typ	$V_{EN} = 0.8V$	
ADG527A	22		22		22		pF typ		
Q_{INJ} , Charge Injection	4		4		4		pC typ	$R_S = 0\Omega, V_S = 0V$; Test Circuit 11	
POWER SUPPLY									
I_{DD}	0.6	1.5	0.6	1.5	0.6	1.5	mA typ mA max	$V_{IN} = V_{INL}$ or V_{INH}	
Power Dissipation	11	25	11	25	11	25	mW typ mW max		

NOTE

¹Sample tested at $+25^{\circ}C$ to ensure compliance.
Specifications subject to change without notice.

ADG526A/ADG527A

TIMING DIAGRAMS




Figure 1.

Figure 1 shows the timing sequence for latching the switch address and enable inputs. The latches are level sensitive; therefore, while \overline{WR} is held low, the latches are transparent and the switches respond to the address and enable inputs. This input data is latched on the rising edge of \overline{WR} .




Figure 2.

Figure 2 shows the Reset Pulse Width, t_{RS} , and Reset Turn-off Time, $t_{OFF}(RS)$.

Note: All digital input signals rise and fall times measured from 10% to 90% of 3V. $t_R = t_F = 20\text{ns}$.

ABSOLUTE MAXIMUM RATINGS*

($T_A = +25^\circ\text{C}$ unless otherwise noted)

V_{DD} to V_{SS}	44V
V_{DD} to GND	25V
V_{SS} to GND	-25V
Analog Inputs ¹	
Voltage at S, D	$V_{SS} - 2\text{V}$ to $V_{DD} + 2\text{V}$ or 20mA, Whichever Occurs First
Continuous Current, S or D	20mA
Pulsed Current S or D	
1ms Duration, 10% Duty Cycle	40mA
Digital Inputs ¹	
Voltage at A, EN, \overline{WR} , \overline{RS}	$V_{SS} - 4\text{V}$ to $V_{DD} + 4\text{V}$ or 20mA, Whichever Occurs First
Power Dissipation (Any Package)	
Up to $+75^\circ\text{C}$	470mW
Derates above $+75^\circ\text{C}$ by	6mW/ $^\circ\text{C}$

CAUTION:

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are inserted.



ORDERING GUIDE

Model ¹	Temperature Range	Package Option ²
ADG526AKN	-40°C to +85°C	N-28
ADG526AKR	-40°C to +85°C	R-28
ADG526AKP	-40°C to +85°C	P-28A
ADG526ABQ	-40°C to +85°C	Q-28
ADG526ATQ ³	-55°C to +125°C	Q-28
ADG526ATE ³	-55°C to +125°C	E-28A
ADG527AKN	-40°C to +85°C	N-28
ADG527AKR	-40°C to +85°C	R-28
ADG527AKP	-40°C to +85°C	P-28A
ADG527ABQ	-40°C to +85°C	Q-28
ADG527ATQ ³	-55°C to +125°C	Q-28
ADG527ATE ³	-55°C to +125°C	E-28A

NOTES

¹To order MIL-STD-883, Class B processed parts, add /883B to part number. See Analog Devices Military Products Databook (1990) for military data.

²E = Leadless Ceramic Chip Carrier; N = Narrow Plastic DIP; P = Plastic Leaded Chip Carrier; Q = Cerdip; R = 0.3" Small Outline IC (SOIC). For outline information see Package Information section.

³Standard Military Drawing (SMD) assigned by DESC. SMD numbers are

5962-89710013X (ADG526ATE/883B)
5962-8971001XX (ADG526ATQ/883B)
5962-89710023X (ADG527ATE/883B)
5962-8971002XX (ADG527ATQ/883B)

TRUTH TABLES

A3	A2	A1	A0	EN	WR	RS	ON SWITCH
X	X	X	X	X	X	X	Retains Previous Switch Condition
X	X	X	X	X	X	0	NONE (Address and Enable)
							Latches Cleared)
							NONE
X	X	X	X	0	0	1	1
0	0	0	0	1	0	1	2
0	0	0	1	1	0	1	3
0	0	1	0	1	0	1	4
0	1	0	0	1	0	1	5
0	1	0	1	1	0	1	6
0	1	1	0	1	0	1	7
0	1	1	1	1	0	1	8
1	0	0	0	1	0	1	9
1	0	0	1	1	0	1	10
1	0	1	0	1	0	1	11
1	0	1	1	1	0	1	12
1	1	0	0	1	0	1	13
1	1	0	1	1	0	1	14
1	1	1	0	1	0	1	15
1	1	1	1	1	0	1	16

X = Don't Care

ADG526A



A2	A1	A0	EN	WR	RS	ON SWITCH PAIR
X	X	X	X	X	X	Retains Previous Switch Condition
X	X	X	X	X	0	NONE (Address and Enable)
						Latches Cleared)
						NONE
X	X	X	0	0	1	1
0	0	0	1	0	1	2
0	0	1	1	0	1	3
0	1	0	1	0	1	4
0	1	1	1	0	1	5
1	0	0	1	0	1	6
1	0	1	1	0	1	7
1	1	0	1	0	1	8
1	1	1	1	0	1	9
1	0	0	1	1	0	10
1	0	1	0	1	0	11
1	1	0	0	1	0	12
1	1	0	1	0	1	13
1	1	1	0	1	0	14
1	1	1	1	0	1	15
1	1	1	1	0	1	16

X = Don't Care


ADG527A

PIN CONFIGURATIONS




DIP, SOIC



LCCC




PLCC




ADG526A/ADG527A

Typical Performance Characteristics


The multiplexers are guaranteed functional with reduced single or dual supplies down to 4.5V.




R_{ON} as a Function of $V_d(V_s)$: Dual Supply Voltage,
 $T_A = +25^\circ C$




Leakage Current as a Function of Temperature
(Note: Leakage Currents Reduce as the Supply Voltages Reduce)




$t_{TRANSITION}$ vs. Supply Voltage: Dual and Single Supplies,
 $T_A = +25^\circ C$
(Note: For V_{DD} and $|V_{SS}| < 10V$; $V_1 = V_{DD}/V_{SS}$
 $V_2 = V_{SS}/V_{DD}$. See Test Circuit 6)



R_{ON} as a Function of $V_d(V_s)$: Single Supply Voltage,
 $T_A = +25^\circ C$




Trigger Levels vs. Power Supply Voltage, Dual or Single Supply,
 $T_A = +25^\circ C$




I_{DD} vs. Supply Voltage: Dual or Single Supply, $T_A = +25^\circ C$

Test Circuits—ADG526A/ADG527A


TEST CIRCUIT 1 I_{ON}




TEST CIRCUIT 2 $I_s(\text{OFF})$




TEST CIRCUIT 3 $I_d(\text{OFF})$




TEST CIRCUIT 4 $I_d(\text{ON})$



TEST CIRCUIT 5 I_{DIFF}




TEST CIRCUIT 6 SWITCHING TIME OF MULTIPLEXER, $t_{\text{TRANSITION}}$




*SIMILAR CONNECTION FOR ADG527A

TEST CIRCUIT 7 BREAK-BEFORE-MAKE DELAY, t_{OPEN}




*SIMILAR CONNECTION FOR ADG527A

TEST CIRCUIT 8 ENABLE DELAY, $t_{\text{ON}}(\text{EN})$, $t_{\text{OFF}}(\text{EN})$



*SIMILAR CONNECTION FOR ADG527A


TEST CIRCUIT 9 WRITE TURN-ON TIME, $t_{\text{ON}}(\overline{\text{WR}})$



NOTE: DEVICE MUST BE RESET PRIOR TO APPLYING WR PULSE

*SIMILAR CONNECTION FOR ADG527A

TEST CIRCUIT 10 RESET TURN-OFF TIME, $t_{\text{OFF}}(\overline{\text{RS}})$




NOTE: WR MUST BE PULSED LOW PRIOR TO APPLYING RS PULSE

*SIMILAR CONNECTION FOR ADG527A

ADG526A/ADG527A

TEST CIRCUIT 11 CHARGE INJECTION



TERMINOLOGY

R_{ON}	Ohmic resistance between terminals D and S	$t_{\text{OFF}}(\text{EN})$	Delay time between the 50% and 10% points of the digital input and switch "OFF" condition
R_{ON} Match	Difference between the R_{ON} of any two channels	$t_{\text{TRANSITION}}$	Delay time between the 50% and 90% points of the digital inputs and switch "ON" condition when switching from one address state to another
R_{ON} Drift	Change in R_{ON} versus temperature	t_{OPEN}	"OFF" time measured between 50% points of both switches when switching from one address state to another
$I_s(\text{OFF})$	Source terminal leakage current when the switch is off	V_{INL}	Maximum input voltage for Logic "0"
$I_D(\text{OFF})$	Drain terminal leakage current when the switch is off	V_{INH}	Minimum input voltage for Logic "1"
$I_D(\text{ON})$	Leakage current that flows from the closed switch into the body	$I_{\text{INL}}(I_{\text{INH}})$	Input current of the digital input
$V_S(V_D)$	Analog voltage on terminal S or D	V_{DD}	Most positive voltage supply
$C_s(\text{OFF})$	Channel input capacitance for "OFF" condition	V_{SS}	Most negative voltage supply
$C_D(\text{OFF})$	Channel output capacitance for "OFF" condition	I_{DD}	Positive supply current
C_{IN}	Digital input capacitance	I_{SS}	Negative supply current
$t_{\text{ON}}(\text{EN})$	Delay time between the 50% and 90% points of the digital input and switch "ON" condition		