

Four-Channel 12-Bit Sampling A/D Converter for Digital Signal Processing

AD1334

FEATURES

Four-Channel A/D Converter for DSP Includes: Simultaneous or Independent Sampling Capability

12-Bit Accurate A/D Converter
2-Bit Channel ID Tags Each Conversion Result
32-Word FIFO Memory

Fully Asynchronous, High Speed Digital Interface
Single-Channel Sample Rate Up to 67 kHz
Four-Channel Simultaneous Sample Rate Up to 28 kHz
Entire System Dynamically Characterized
Minimal Effective Aperture Delay Mismatch from
Channel-to-Channel & Device-to-Device
15 ns Data Access Time Allows "No Wait State"
Interface to: ADSP-2100 (A), TMS320C25
DSP56000, NECupD77230

Low Power, 250 mW/Channel


APPLICATIONS
Sonar Signal Processing
Robotics/Machine Control
Disk-Drive Head Positioning
Vibration Analysis

PRODUCT DESCRIPTION

The AD1334 is a four-channel, 12-bit, sampling A/D converter system optimized for use in multichannel digital signal processing (DSP) applications. The device consists of four independent sample-and-hold amplifiers, a multiplexer, an A/D converter, a controller, a 32-word FIFO memory and a fully asynchronous high speed digital interface. The product is packaged in a 40-pin hermetic DIP.

The channel controller enables the AD1334 to appear as four independent channels of analog input by generating all of the timing necessary to ensure that the sampled channel is digitized to 12-bit accuracy. Upon receipt of a sample command, the controller will immediately place the sample-and-hold amplifier into hold mode and then prioritize and schedule the held value for A/D conversion. At the appropriate time, the sampled input is gated through the multiplexer and, after settling, is digitized by the A/D converter. The sample-and-hold amplifier is then returned to sample mode so that it can acquire the next sample.

BLOCK DIAGRAM



For effective use in simultaneous sampling applications, the sample-and-hold amplifiers are designed to provide a minimum amount of aperture delay time mismatch from channel-to-channel and device-to-device.

The 12-bit A/D converter can convert ±5 V full scale signals at sample rates up to 67 kHz for single-channel operation. In the simultaneous mode, the AD1334 has a four-channel sample rate

up to 28 kHz. The entire converter system is specified and tested for signal-to-noise ratio, total harmonic distortion and channel-to-channel isolation.

The digital interface provides a true asynchronous link between the A/D and a high speed microprocessor. Data transfer is controlled by generating an interrupt signal when data is available. Interrupts can be generated when the FIFO is full (32 words), half-full (16 words), or when a single word of data is ready (FIFO bypassed). The AD1334 can also generate an interrupt when the A/D conversion results are overrange.

The AD1334 provides a completely specified and tested system that bridges the interface and specification gap between A/D converters and high speed DSP.

This is an abridged version of the data sheet. To obtain a complete data sheet, contact your nearest sales office.

AD1334 — SPECIFICATIONS ($\tau_A = +25^{\circ}\text{C}$, $V_S = \pm 15$ V, $V_{0D} = +5$ V and $f_{CLK} = 2.5$ MHz unless noted)

| | AD1334BD | | AD1334TD | | | | |
|---|----------|---------------|----------|--------------------|--------------|--------------|-------|
| | Min | Typ | Max | Min | Тур | Max | Units |
| S/H, MUX & A/D CONVERTER ¹ | | | | | | | |
| Input Impedance | 2 | 2.5 | | 2 | 2.5 | | kΩ |
| Voltage Range | | -5 to +5 | | | -5 to +5 | | V |
| Output Coding | (| Offset Binar | у | | Offset Binar | y | |
| CLK IN Frequency, (f _{CLK}) | 1.0 | | 2.5 | 1.0 | | 2.5 | MHz |
| High Time | 200 | | | 200 | | | ns |
| Low Time | 200 | | | 200 | | | ns |
| Sampling Rate Per Channel (f _S) | | | | | | ' | |
| Simultaneous Mode ($\overline{SIMULT} = LOW$) | | | | | | | |
| 1 Channel | | | 67 | | | 67 | kHz |
| 2 Channels | | | 46 | | | 46 | kHz |
| 3 Channels | | | 35 | | | 35 | kHz |
| 4 Channels | | | 28 | | | 28 | kHz |
| Independent Mode ($\overline{SIMULT} = HIGH$) | | | | ĺ | | | ĺ |
| 1 Channel | | | 67 | ļ | | 67 | kHz |
| 2 Channels | | | 67 | 1 | | 67 | kHz |
| 3 Channels | | | 44 | ţ | | 44 | kHz |
| | | | 33 | ì | | 33 | kHz |
| 4 Channels | | | 33 | | | | i |
| S/H | | | ~ - | 1 | 6.5 | 7.5 | |
| Acquisition Time to 0.01% | | 6.5 | 7.5 | Į. | 6.5 | | μs |
| Droop Rate | _ | 0.2 | 1.0 | <u> </u> | 0.2 | 1.0 | mV/m |
| Over Temperature | Do | ibles Every | 10°C | Doubles Every 10°C | | | 1.77 |
| -3 dB Small Signal Bandwidth | | 200 | | 1 | 200 | | kHz |
| Group Delay ² (f _{IN} <10 kHz) | | 785 | | | 785 | | ns |
| Aperture Delay ³ | 0 | 10 | 15 | 0 | 10 | 15 | ns |
| Effective Aperture Delay ⁴ (f _{IN} <10 kHz) | -700 | − <i>7</i> 75 | -850 | -700 | −775 | -850 | ns |
| Static Characteristics | | | | | | | T 07 |
| Integral Linearity Error | | $\pm 1/2$ | +1 | 1 | $\pm 1/2$ | +1 | LSB |
| Over Temperature | | | ±1 | 1 | | $\pm 1 1/2$ | LSB |
| Differential Linearity Error | | | ±1 | | | ±1 | LSB |
| Over Temperature | 1 | | ±1 | | _ | ±2 | LSB |
| -Full-Scale Error | | ±2 | ±4 | | ±2 | ±4 | LSB |
| Over Temperature | Ì | ±4 | ±8 | | ±4 | ±13 | LSB |
| +Full-Scale Error | | ±2 | ±4 | İ | ±2 | ±4 | LSB |
| Over Temperature | | ±4 | ±8 | l | ±4 | ±13 | LSB |
| $PSRR, \pm V_{S}$ | | $\pm 1/2$ | | 1 | ±1/2 | | LSB/ |
| Dynamic Characteristics ^{5, 6} | | | | 1 | | | |
| Signal-to-Noise Ratio, $f_{IN} = 13.6 \text{ kHz}$ | 70 | 72 | | 70 | 72 | | dB |
| Total Harmonic Distortion, $f_{IN} = 13.6 \text{ kHz}$ | | -86 | -76 | | -86 | -76 | dB |
| Intermodulation Distortion, f _{IN1} = 13.1 kHz | 1 | | | | | | |
| & $f_{IN2} = 13.6 \text{ kHz}$ | | -86 | -76 | | -86 | -76 | dB |
| Channel-to-Channel Isolation ⁷ , f _{IN} = 8.009 kHz | 1 | | | | | | 1 |
| SIMULT = LOW | 70 | 78 | | 70 | 78 | | dB |
| SIMULT = HIGH | | 74 | | | 74 | | dB |
| Reference Voltage | -5.05 | | -4.95 | -5.05 | | -4.95 | V |
| Output Current | ±1 | ±2 | | ±1 | ±2 | | mA |
| | | | | | | | |

| | AD1334BD | | AD1334TD | | | | |
|---|----------|------|----------|-------|------|--------|-------|
| | Min | Typ | Max | Min | Тур | Max | Units |
| DIGITAL INPUTS ⁶ | | | | | | | |
| Voltage Input, LOW | | | +0.8 | l | | +0.8 | v |
| HIGH | +2.0 | | | +2.25 | | . 0.0 | v |
| Input Current | | | ±250 | | | ±250 | μA |
| Input Capacitance | | 5 | | | 5 | | pF |
| RST LOW Pulse Width | 10 | | | 10 | | | ns |
| DIGITAL OUTPUTS ⁶ | | | | | | | |
| D0-D13, READY | | | | | | | |
| Output Voltage, Logic LOW8 | ļ | | +0.4 | | | +0.4 | v |
| Output Voltage, Logic HIGH ⁸ | +2.4 | | | +2.4 | | | v |
| 3-State Leakage Current | | | ±250 | | | ±250 | μA |
| IRQ, CONTROL ENB | İ | | | l | | | |
| Output Voltage, Logic LOW ⁸ | | | +0.4 | | | +0.4 | v |
| IRQ Off-State Leakage | | | ±10 | | | ±10 | μA |
| Output Capacitance | | 5 | | | 5 | | pF |
| FIFO Fall-Thru Time | | 400 | 800 | | 400 | 800 | ns |
| IRQ LOW to D0-D13 Valid9 | | | 0 | | | 0 | ns |
| POWER REQUIREMENTS | | | | | | | |
| Operating Range | | | | | | | |
| $\pm V_S$ | ±11.4 | | ±15.75 | ±11.4 | | ±15.75 | v |
| V_{DD} | +4.75 | | +5.25 | +4.75 | | +5.25 | v |
| Supply Current | | | | | | | |
| $+V_s$ | | 47 | 60 | | 47 | 60 | mA |
| $-\mathbf{v_s}$ | | 39 | 50 | | 39 | 50 | mA |
| $+V_{DD}$ | | 7 | 15 | | 7 | 15 | mA |
| Consumption | | | | | | | |
| $\pm V_s = \pm 12 V$ | | 1.0 | 1.2 | | 1.0 | 1.2 | W |
| $\underline{\hspace{0.2cm}} \pm V_{S} = \pm 15 \text{ V}$ | | 1.25 | 1.5 | | 1.25 | 1.5 | W |
| TEMPERATURE RANGE | | | | | | | |
| Operating and Specified | -40 | | +85 | -55 | | +125 | ∞ |
| Storage | -65 | | +150 | -65 | | +150 | °C |

NOTES

ORDERING GUIDE

| Model | Temperature Range | Package Option* | |
|---------------|----------------------|--------------------|--|
| AD1334BD | -40°C to +85°C | DH-40A | |
| AD1334TD/883B | -55°C to +125°C | DH-40A | |

^{*}D = Hermetic Ceramic DIP. For outline information see Package Information section.

¹Specifications are per channel in 4 Channel Simultaneous Mode (SAMPLE 0-3 connected together and SIMULT & CONTROL ENB = LOW), at $f_s = 28$ kHz, and with SAMPLE 0-3 having an 80% duty cycle unless noted.

²Group delay is the negative of the 1st derivative of phase with respect to frequency and is a measure of the analog time delay through the S/H.

Aperture delay is the time delay from the SAMPLE input to S/H switch opening and is a measure of the digital time delay through the S/H. Effective aperture delay is the difference between analog and digital time delays described in (2) and (3).

⁵THD of harmonics 2-7 of the fundamental. SNR of fundamental less harmonics 2-7.

Guaranteed over operating temperature and power supply voltage range.

Isolation of any one channel from remaining three channels which have near maximum amplitude ac signals at their inputs.

Fig. 1. The second of the sec

Specifications subject to change without notice.

AD1334

| Parameter | Description | Conditions | Min | Max | Units |
|-------------------|-----------------------|----------------------------|----------|-----|-------------|
| READ CYCLE | | | | | |
| t _{RC} | Read Cycle Time | $C_{OUT} = 30 \text{ pF}$ | 25 | | ns |
| -RC | | $C_{OUT} = 100 \text{ pF}$ | 35 | | ns |
| t _A | Data Access Time | $C_{OUT} = 30 pF$ | | 15 | ns |
| ·A | | $C_{OUT} = 100 \text{ pF}$ | | 25 | ns |
| • | Output Low Z Time | | 2 | | ns |
| t _{L.Z} | Output High Z Time | $C_{OUT} = 30 pF$ | | 15 | ns |
| t _{HZ} | Output riigii 2 1 | $C_{OUT} = 100 \text{ pF}$ | | 25 | ns |
| | Output Hold Time | -001 | 2 | | ns |
| t _{OH} | A0 Valid to RD LOW | | 3 | | ns |
| t _{AORD} | RD HIGH to A0 Invalid | | 3 | | ns |
| t _{RDA0} | A0 Valid to CS LOW | | 3 | | ns |
| t _{AOCS} | CS HIGH to A0 Invalid | | 3 | | ns |
| t _{CSA0} | CS HIGH to At Invalid | | | | |
| WRITE CYCLE | | | 1 | | |
| twc | Write Cycle Time | | 15 | | ns |
| t _{WP} | Write Pulse Width | | 5 | | ns |
| t _{SU} | Data Setup Time | | 2 | | ns |
| | Input Hold Time | | 4 | | ns |
| t _{IH} | A0 Valid to WR LOW | | 3 | | ns |
| t _{A0WR} | WR HIGH to A0 Invalid | | 3 | | ns |
| twra0 | A0 Valid to CS LOW | | 3 | | ns |
| t _{AOCS} | CS HIGH to A0 Invalid | | 3 | | ns |
| t _{CSA0} | CS TIGH to No lilvand | | <u> </u> | | |

Specifications subject to change without notice. All specifications are guaranteed but not tested.

| ABSOLUTE MAXIMUM RATINGS* |
|---|
| +V _s to APWR/ASIG GND +18 V |
| -V _s to APWR/ASIG GND |
| V _{DD} to DGND+7 V |
| APWR/ASIG GND to DGND0.3 V to +0.3 V |
| Analog Input to APWR/ASIG GNDV _s to +V _s |
| Digital Input to APWR GND |
| SAMPLE0-SAMPLE3, CLK IN, |
| SIMULT, CONTROL ENB0.3 V to +7 V |
| Digital Input to DGND |
| D0-D13, \overline{RD} , \overline{WR} , \overline{CS} , A0, \overline{RST} 0.3 V to V_{DD} +0.3 V |

| Output Short Circuit Duration REF OUT, TP | Indefinite |
|---|--------------------|
| Digital Output | 1 Output for 1 sec |
| Lead Temperature Range, | |
| Soldering for 10 sec | +300°C |

^{*}Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum conditions for extended periods may affect device reliability.

CAUTION _

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.

