

LC²MOS Complete Embedded Servo Front Ends for HDD

AD7773/AD7775*

FEATURES
10-Bit, 3 μs ADC
Two DACs with Output Amplifiers
One 10-Bit, 4 μs Settling DAC
One 8-Bit, 3 μs Settling DAC
Fully Integrated Burst Detector
Power-Down Mode
+5 V Only
Fast Interface Port
28-Pin SOIC Package

APPLICATIONS
Embedded Servo For HDD
Combined Dedicated /Embedded Servo

GENERAL DESCRIPTION

The AD7773 and AD7775 provide all the functionality necessation implement the servo demodulator and head positioning and membedded servo systems. A power-down mode which pure all the linear circuitry OFF enhances the use of the AD773 and AD7775 in portable systems.


The demodulator channel can capture high speed servo data from a variety of embedded servo patterns. Up to four equatial servo burst signals can be synchronously throughtered, full-wave rectified and integrated. At the end of a burst period the integrated output voltage, representing the amplitude of a captured burst, is sampled and held on one of four internal track/hold amplifiers prior to conversion. After conversion the digitized burst signals from the ADC are fed to four 10-bit wide data registers.


The AD7773 and AD7775 also contain two independent voltage-output DACs: one with 10-bit resolution and one with 8-bit resolution. The two DACs produce output signals of the form $V_{\rm BIAS} \pm V_{\rm SWING}$ where $V_{\rm BIAS}$ and $V_{\rm SWING}$ are internally generated on-chip. The $V_{\rm BIAS}$ signal is available externally on the REFOUT pin.

The devices are easily interfaced to popular DSP processors and microcontrollers. The AD7773 has a 10-bit data port with separate address pins. The AD7775 has a 10-bit multiplexed address/data bus with an ALE input to latch the address.

The AD7773 and AD7775 are fabricated in linear compatible CMOS (LC²CMOS), an advanced, mixed technology process that combines precision bipolar circuits with low power CMOS logic. The devices are available in 28-pin SOIC packages.

FUNCTIONAL BLOCK DIAGRAM





*Protected by U.S. Patent No. 4,990,916.

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

REV. 0

Parameter	J Version ¹	Units	Conditions/Comments
DEMODULATOR CHANNEL			All AC Test Waveforms are Sinusoidal. Minimum
	l	m's	Signal Frequency Is 2 MHz.
ADC Resolution	10	Bits	
Differential Voltage Gain	440	LSB/V p-p min	
	520	LSB/V p-p max	
Differential Input Voltage for	1/1.25	37	
Half-Scale ADC Output	1/1.25	V p–p min/max kΩ min/max	Typically 5 kΩ; Measured at DC; See Terminology
Differential Input Resistance	4/6		Typically 5 ktz, Measured at DC, See Terminology
Differential Input Capacitance ²	1/10	pF min/max kΩ min/max	Typically 2.5 kΩ; Measured at DC; See Terminology
Common-Mode Input Resistance	2/3		Typically 2.5 ktz, Measured at DC, See Terminology
Common-Mode Input Capacitance ²	2/20	pF min/max mV p–p min/max	Typically 55 mV; See Figure 20 under Design
ZCD Differential Hysteresis, V _H	40/70	т р-р шилах	Information
Frequency Response to			
Pulse Harmonics	±10	% max	See Terminology
Common-Mode Rejection Ratio ²	46	dB min	See Terminology
Power Supply Rejection Ratio ²	43	dB min	See Terminology
Channel Noise Level ²	49	dB min	See Terminology
Composite Noise Rejection ²	40	dB min	Referenced to Half-Scale; See Terminology
V _{IN} , Differential Input Signal Range		- A	
for Monotonic Channel Operation	0.075/2.3	V p-p min max	See Terminelogy
ADC Code for 75 mV p-p			
Differential Input Voltage	0A/28	Hex min/max	Equivalent to 10 LSBs and 40 LSBs, Respectively See Figure 19
Voltage Change Across C _{INT} for Full-Scale ADC Range	REPOUT/2	v	
Gm, Transconductance from V _{IN} to			
I _{OUT} at C _{INT} (+)	0.277/0.306	ms min/max	
Relative Accuracy	±2	LSB max	#4 FS to 3/4 FS; See Terminology
	±4	LSB max	1/8 FS to 7/8 FS; See Terminology
Channel Mismatch	5	LSB man	Measured at Half-Scale; See Terminology
Crosstalk Between Bursts	0.1	% max	See Terminology
ADC Conversion Time	14 T _{CLKIN}	μs max	Per Captured Burst; See Terminology
T _{CLKIN}	0.15/0.5	μs min/max	Period of Input Clock CLKIN
T _{CLKIN} High ²	60	ns min	Minimum High Time for CLKIN
T _{CLKIN} Low ²	60	ns min	Minimum Low Time for CLKIN
Output Coding	Unipolar Binary		
ANALOG OUTPUTS ³			Applies to Both DACs
Output Voltage Range	V _{BIAS} - V _{SWING}	V min	
	$V_{BIAS} + V_{SWING}$	V max	
Digital-to-Analog Glitch Impulse ²	15	nV sec typ	See Terminology
Digital Feedthrough ²	1	nV sec typ	See Terminology
DC Output Impedance ²	0.5	Ω typ	
Short-Circuit Current ²	10	mA typ	
Power Supply Rejection Ratio ²	20	dB min	See Terminology
Input Coding	Offset Binary/2s C	Complement	Programmable via Location CR6 of the Control Register
D4C4	1		
DAC A	10	Bits	
Resolution			Settling Time to Within ± 1/2 LSB of Final Value;
Output Voltage Settling Time ²	4	μs max	Typically 2.0 μs
Relative Accuracy	±1	LSB max	
Differential Nonlinearity	±l	LSB max	Guaranteed Monotonic
Bias Offset Error	±8	LSB max	D.C. I. DEPOLITA
Plus or Minus Full-Scale Error	±8	LSB max	Referenced to REFOUT/2

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

Parameter	J Version ¹	Units	Conditions/Comments
ANALOG OUTPUTS ³ (Continued)			
DAC B			
Resolution	8	Bits	
Output Voltage Settling Time ²	3	μs max	Settling Time to Within ±1/2 LSB of Final Value; Typically 2.0 μs
Relative Accuracy	±1	LSB max	2 y prounty 210 pas
Differential Nonlinearity	±1	LSB max	Guaranteed Monotonic
Bias Offset Error	±4	LSB max	
Plus or Minus Full-Scale Error	±4	LSB max	Referenced to REFOUT/2.
LOGIC INPUTS			
$\overline{\text{CS}}$, $\overline{\text{WR}}$, $\overline{\text{RD}}$, CTRL, CLKIN,			
RESET & ALE (AD7775),			
A0 & A1 (AD7773)			
Input Low Voltage, V _{INL}	0.8	V max	
Input High Voltage, VINL	2.4	V min	
Input Leakage Current	10	μA max	
Input Capacitance ⁴	10	pF max	
LOGIC OUTPUTS			
DB0-DB9 (AD7773)		The state of the s	
AD0-DB9 (AD7775)			
Vol., Output Low Voltage	0.4	V max	I _{SINK} = 1.6 mA
VOH, Output High Voltage	4.0	Vmin	200 μA
Floating State Leakage Current	10	A max	
Floating State Capacitance ⁴	10	pF max	
POWER REQUIREMENTS		0 4 2 3	
V _{CC} Range	4/35/3.25	V min/Vmax	For Specified Performance
I _{CC} , Normal Mode	30	maA max	Control Register Locations CR8 = CR9 = Logic
		fle to	High
I _{CC} , Power Down Mode	1	max max	Control Register Locations CR8 = Logic High,
	***		CR9 = Logic Low
n trong		9.0	All Linear Circuitry OFF
Power-Up Time to Operational			
Specifications ⁴	500	μs max	From Standby Mode
DAC REFERENCE INPUTS			
V _{BIAS} for both DACs	REFOUT	V	Internally Connected. Available Externally on
			REFOUT Pin
V _{SWING} for both DACs	REFOUT/2	V	Internally Connected
REFERENCE OUTPUT ⁵			
REFOUT	2.1/2.2	V min/max	
Reference Load Change	±2	mV max	For Reference Load Current Change of 0 to
			± 500 μA
	±5	mV max	For Reference Load Current Change of 0 to ± 2 mA
			Reference Load Should Not Change During
			Conversion

NOTES

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

REV. 0

¹Temperature range as follows: J Version: 0°C to +70°C.

²Guaranteed by design, not production tested.

³Output load of 10k||100 pF is referenced to REFOUT.

Sample tested at 25°C to ensure compliance.

⁵For capacitive loads greater than 100 pF a series resistor is required.

Specifications subject to change without notice.

INTERFACE TIMING CHARACTERISTICS—AD7773^{1, 2} ($v_{cc} = +5 \text{ y } \pm 5\%$; agnd = Dgnd = 0 y)

Parameter	Label	Limit at T _{MIN} , T _{MAX}	Units	Test Conditions/Comments
INTERFACE TIMING	T			
Address Setup to WR or RD Falling Edge	t ₁	4	ns min	
Address Hold after WR or RD Rising Edge	t ₂	0	ns min	
Address Setup to CS Falling Edge	t ₃	9	ns min	•
WR or RD Rising Edge to CS Rising Edge	t ₄	0	ns min	
WR or RD Pulse Width	t ₅	53	ns min	
CS or RD Active to Valid Data ³	t ₆	48	ns max	Timed from Whichever Occurs Last
Bus Relinquish Time after RD4	t ₇	10	ns min	
-		22	ns max	
Data Valid to WR Rising Edge	t ₈	55	ns min	
Data Valid after WR Rising Edge	t ₉	10	ns min	
Delay Time Between Stack Reads	t ₁₅	70	ns min	See Figure 12b

NOTES

Figure 3. The measured time is then extrapo-4t7 is derived from the measured time taken by the data outputs to change 0.5 V when loaded with quoted above is the true bus relinquish time of lated back to remove the effects of charging or discharging the 100 pF capacitor. This the device and, as such, is independent of the external bus loading capacit





Figure 1. Read Cycle Timing for AD7773 Interface

Figure 2. Write Cycle Timing for AD7773 Interface

PIN CONFIGURATIONS



This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

8-46 ANALOG I/O PORTS

¹See Figures 1 and 2.

Timing Specifications in bold print are 100% production tested. All other times are sample tested at +25°C to ensure compliance. All input signals are specified with tr = tf = 5 ns (10% to 90% of 5 V) and timed from a voltage level of 1.6 V.

³t6 is measured with the load circuit of Figure 3 and defined as the time required for an output to

INTERFACE TIMING CHARACTERISTICS — AD7775^{1, 2} ($v_{cc} = +5 \text{ V} \pm 5\%$; agnd = Dgnd = 0 V)

Parameter	Label	Limit at T _{MIN} to T _{MAX}	Units	Test Conditions/Comments
INTERFACE TIMING				
ALE Pulse Width	t ₁	50	ns min	
WR or RD Rising Edge to ALE Rising Edge	t ₂	50	ns min	
ALE Rising Edge to CS Falling Edge	t ₃	22	ns min	i
CS Falling Edge to RD Falling Edge	t ₄	60	ns min	
CS Falling Edge to WR Falling Edge	t _s	30	ns min	
WR or RD Rising Edge to CS Rising Edge	t ₆	0	ns min	
WR or RD Pulse Width	t ₇	53	ns min	
ALE Falling Edge to WR or RD Falling Edge	t _s	32	ns min	
Address Setup to ALE Falling Edge	to	47	ns min	
Address Hold after ALE Falling Edge	t ₁₀	22	ns min	
RD Active to Valid Data ³	t ₁₁	40	" ns max	Measured with $t_4 = 60$ ns
Bus Relinquish Time after RD ⁴	t ₁₂	10	ns min	
•		62	ns max	
Data Valid to WR Rising Edge	t ₁₃	55	ns min	
Data Valid after WR Rising Edge	t ₁₄	10	ns min	
Delay Time Between Stack Reads	t ₁₅	70	ns min	See Figure 13b

³Data access time depends directly on t₄, the CS to is measured with the load circuit of Figure 3 and is defined as the time required for an output to cross 0.8 V

led with the circuit of Figure 3. The measured number is then ext₁₂ is derived from the measured time take the time t₁₂ quoted above is the true bus relinquish time trapolated back to remove the effects of of the device and, as such, is independent of external

Specifications subject to change without notice.




Figure 3. Load Circuit for Bus Timing Characteristics




Figure 4. Read Cycle Timing for AD7775

Figure 5. Write Cycle Timing for AD7775

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

REV. 0 ANALOG I/O PORTS 8-47

NOTES

See Figures 4 and 5.

²Timing specifications in **bold print** are 100% production tested. C to ensure compliance. All input signals are specified with $t_r = t_f = 5 \text{ ns}$ (10% to 90% of 5 V) and timed from a


DEMODULATOR TIMING CHARACTERISTICS¹ ($v_{cc} = +5 \text{ V} \pm 5\%$; agad = dgnd = 0 V)

Parameter	Label	Limit at T _{MIN} , T _{MAX}	Units	Test Conditions/Comments
RESET Rising Edge to CTRL Rising Edge ²	-	100	ns min	For AD7775 Only
WR Rising Edge to CTRL Rising Edge ²	-	200	ns min	Applies Only after a Write Instruction to the Control Register
RESET Pulse Width ²	-	100	ns min	For AD7775 Only
SYNCHRONOUS DETECTOR MODE ³				
CTRL High Time	t _{C1}	N + 3.5 t _{CYC}	ns min	Minimum N for Guaranteed Performance Is 4, Maximum N Is 15. Programmable via Locations CR0-CR3 of the Control Register
CTRL Low Time ²	t _{C2}	1.5 t _{CYC}	ns min	
Input Signal Period	t _{CYC}	200 500	ns min ns max	Fundamental Input Frequency Must Lie Between 2 MHz and 5 MHz
GATED DETECTOR MODE ⁴	· ·			
CTRL High Time	t _{Cl}	800	ns min	
CTRL Low Time ²	t _{C2}	$600 + 0.375 t_{C}1$	ns min MHz max	Corresponds to 200 ns Minimum Input Signal
Input Signal Frequency	f _{IN}	5	MITIZ MAX	Period Period
CALIBRATION MODE ⁵	† ·			
CTRL High Time	t _{C1}	800	ns min	Assumes Internal Calibration Voltage Has Settled; See Under Circuit Description for
			J.,, % (2)	Calibration Mode
CTRL Low Time ²	t _{C2}	300	nas main	

NOTES

timed from a voltage level of 1.6 V.

2Sample tested at +25°C to ensure compliance.



AC Test Circuit

See Pigures 8a and 8b.
See Figure 9.
See Figure 10.

ABSOLUTE MAXIMUM RATINGS*

ACC to right of Balling
AGND to DGND
Digital Inputs to DGND0.3 V, V _{CC} +0.3 V
Digital Outputs to DGND 0.3 V, V _{CC} + 0.3 V
Arialog Inputs to AGND0.3 V, V _{CC} +0.3 V
Analog Outputs to AGND0.3 V, V _{CC} +0.3 V
Operating Temperature Range
Commercial (J Version) 0°C to +70°C

 Commercial (J Version)
 0°C to +70°C

 Power Dissipation to +75°C
 500 mW

 Derates above 75°C by
 6 mW/°C

 Storage Temperature Range
 −65°C to +150°C

 Lead Temperature (Soldering 10 secs)
 +300°C

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one Absolute Maximum Rating may be applied at any one time.

ORDERING GUIDE

Model	Temperature Range	Package Option*
AD7773JR	0°C to +70°C	R-28
AD7775JR	0°C to +70°C	R-28

^{*}R = Small Outline IC (SOIC). For outline information see Package Information section.

CAUTION

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are inserted.



 $-0.3 \text{ V}_{-} + 7 \text{ V}_{-}$

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

8-48 ANALOG I/O PORTS

All input signals are specified with tr = tf = 5 ns (10% to 90% of 5 V) and

PIN FUNCTION DESCRIPTION

Pin	Mnemonic	Description
Power Supplies		
25	V_{CC}	+5 V Power Supply.
9	DGND	Digital Ground.
16 and 23	AGND	Analog Ground.
Microprocessor I	Interface	
28	RD	Read Input (Active Low). When active it is used in conjunction with \overline{CS} to read data over the Input/Output bus. See the truth tables for Microprocessor Interfacing.
27	WR	Write Input (Active Low). When active it is used in conjunction with $\overline{\text{CS}}$ to write data over the Input/Output bus.
26	CS	Chip Select Input (Active Low). The device is selected when this input is low.
Microprocessor I	Interface — AI	07773 Only
4-8 and	DB0-DB4	Input/Output Data Bus. A 10-bit wide bidirectional data port over which data is transferred
10-14	DB5-DB9	into or out of the AD7773. DB0 is the Least Significant Bit.
2	A0	Address Inputs A0 and A1 select one of four registers. See Table I for details.
1	A1	
Microprocessor I		77775 Only
4–8 and	AD0-DB4	Multiplexed Address/Date Input/Output Bus, An ALE signal is used to demultiplex the bus.
10–14	DB5-DB9	After the falling edge of ALB the address present on AD0-AD3 must be removed and WR or RD
10-14	לפט-נפט	exercised to complete the instruction. The bus now transfers 10 bits of data into or out of the AD7725. AD6 is the Least Significant Bit.
2	ALE	Address Calch Enable input used to demultiple the address/data bus. On the falling edge of ALE address inputs AD1-AD3 are internally farched (AD0 is a don't care) and remain latched until ALE returns High, See Table II for details.
1	RESET	Reset Input (Active Low). Used as a hardware reset for various functional blocks: Loads half-scale code into both DAC registers.
		Resets the internal ADC register stack Write Pointer to the bottom-most register.
		Loads Control Register with 364 (Hex). See Control Register Description.
Demodulator Cha	annel	Loads Status Register with 3E0 (Hex). See Status Register Description.
19	V _{IN} (+)	Differential Inputs to the input amplifier. Analog input signals to these pins should be capac-
20	$V_{IN}(-)$	itively coupled.
22	C _{INT} (+)	The value of capacitor connected between these pins sets the integrator time constant. See
21	$C_{INT}(-)$	under Design Information for choosing the C _{INT} capacitor.
24	CTRL	Control Input. All signal capture operations are controlled by this input. The number of CTRL
		pulses applied to the device must equal the number of bursts to be captured.
3	CLKIN	Clock input. A clock is required for the ADC. An external TTL-compatible clock must be applied
		to this input pin. See the T _{CLKIN} specifications for CLKIN information.
Analog Outputs		
		Each of the two DACs has the same output voltage range given by:
		$V_{OUT} = V_{BIAS} \pm V_{SWING} = REFOUT \pm V_{SWING}$
		With midcode in either DAC register the respective DAC output is equal to REFOUT.
15	$\mathbf{V}_{\mathbf{OUT}}\mathbf{A}$	Analog Output Voltage from DAC A. 1 LSB = 2 $V_{SWING}/1024$ = REFOUT/1024 = 2.1 mV.
18	$\mathbf{V}_{\mathbf{OUT}}\mathbf{B}$	Analog Output Voltage from DAC B. 1 LSB = 2 $V_{SWING}/256 = REFOUT/256 = 8.6 \text{ mV}$.
17	REFOUT	Voltage Reference Output. Internally this is used as the reference for the ADC and as the bias level (V_{BIAS}) for the two DACs.

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

ANALOG I/O PORTS 8-49

CONTROL REGISTER DESCRIPTION

The control register is 10-bits wide and can only be written to. Individual bit functions are described below. Normally the demodulator channel operates as a synchronous detector to capture complete cycles of a servo burst waveform. However, if CR0 to CR3 are loaded with all 0s, the demodulator channel performs as a simple gated detector stage, gated ON/OFF by the CTRL input. See under CIRCUIT DESCRIPTION—Gated Detector Mode.

CR0 to CR3 determine the number of complete cycles to be synchronously detected within a single burst:

CR3	CR2	CR1	CR0	Cycles
0	0	0	0	Gated Detector
0	0	0	1	NA
0	0	1	0	NA
0	0	1	1	NA
0	1	0	0	4
0	1	0	1	5
0	1	1	0	6
0	1	1	1	7
1	0	0	0	8
ı	0	0	1	9
1	0	1	0	10
1	0	1	1	11
1	1	0	0	12
1	1	0	1	13
1	1	1	0	14
1	1	1	1	15

CR4 and CR5 determine the number of bursts which act captured.

CR5	CR4	Number of Burst
0	0	1
0	1	2
1	0	3
1	1	4

CR6 determines whether DAC coding is offset binary or twos complement.

CR6	Coding
0	Offset Binary
1	Twos Complement

CR7, CR8 and CR9 are decoded to provide a number of different functions. CR7 determines whether a signal will be acquired via the synchronous detector's differential inputs or direct from the C_{INT}(+) pin. CR7 is ANDed with the internally generated integrate signal INT to make or break the signal path from the rectifier output to the C_{INT}(+) pin. With CR7 low the rectifier output drives the external integrating capacitor on the CINT pins and all input signals are acquired through the V_{IN}(+) and V_{IN}(-) differential input pins. With CR7 high the synchronous detector stage is bypassed and all input signals are now acquired through the single-ended C_{INT}(+) pin.

CR9	CR8	CR7	Function
0	0	X*	Soft Reset
0	1	X	Power Down
1	0	0	Not Allowed
1	0	1	Calibration Mode
1	1	0	Normal Mode
1	1	1	Not Allowed

*X = don't care.

Soft Reset: Soft Reset performs the same functions that the RESET input performs. On receipt of a reset command (either via software or hardware) the control register is loaded with 364 (Hex) as shown below.

CR0	0
CR1	0
CR2	1
CR3	0
CR4	0
CR5	1
CR6	1
CR7	0
CR8	1
CR9	1

Also on receipt of a reset command the status register is loaded with 3E0 (Hex); i.e., locations SR0-SR4 are loaded with all 0s indicating four good burst captures and conversions complete.

Power Down: In the power down mode all linear circuitry is turned off. Both DAC outputs and the REFOUT output are pulled weakly (5 kf2) to AGND.

Calibration Mode: The purpose of this mode is to allow any change migrated which may exist between the four internal tract Mold implifiers to be easily measured. See under CIRCLIFI DESCRIPTION—Calibration Mode section.

Normal Mole: This is the normal operating mode and allows external differential input signals to be acquired and converted.

The contents of locations CR0-CR3 determine whether the demodulator channel will be in the synchronous detector mode or gated detector mode.

STATUS REGISTER DESCRIPTION

The status register (SR) is the bottom-most register of the 3-deep register stack. It is 10 bits wide and can be written to or read from. Its function is to provide status information on device operation. Location SR0 acts as a BUSY signal for the demodulator channel. SR0 is set high on the rising edge of the first CTRL pulse in a new burst capture sequence and remains high throughout the complete signal acquisition cycle and the subsequent conversion cycle. When the programmed number of conversions are complete, location SR0 is set low. The number of conversions carried out equals the number of bursts captured. This number is programmable from 1 to 4 via locations CR4 and CR5 of the control register. Up to four bursts can be captured and each of these capture operations has an individual status flag, SR1-SR4, associated with it. A logic low or "good" flag in location SR1, for instance, indicates that burst #1 was captured correctly. Alternatively, a logic high or "bad" flag in location SR1 indicates that a problem occurred while capturing burst #1; i.e., for whatever reason, less than the programmed number of cycles in burst #1 were captured. Locations SR5-SR9 of the status register are reserved and must always be read as logic highs for correct operation of the AD7773 and AD7775.

Primarily intended as a read only location, the status register has very limited write functionality. A write to the status register automatically loads all 1s into locations SR0-SR4 regardless of data present on the data bus. These flag settings represent four bad burst captures and conversions incomplete.

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

As mentioned previously, locations SR5-SR9 are used for production test purposes and must be written high for correct operation of the AD7773 and AD7775. All write instructions to the status register must load the word 11111XXXXX2. Repeated write instructions to address 112 (AD7773) or 011X2 (AD7775) are all decoded to the status register.

CIRCUIT DESCRIPTION

The AD7773 and AD7775 are intended primarily for embedded servo head positioning applications in Winchester-type disk drives. The demodulator channel can capture high speed servo data from a variety of embedded servo patterns. Up to four sequential input signals can be captured, converted to digital form and stored in the four data registers ADCREG1-ADCREG4. The 10-bit DAC output can be used to control the head position via a voice coil motor (VCM). The 8-bit DAC output can be used for spindle speed control, gain control, filter control etc. There are two major modes of operation of the demodulator channel-synchronous detector mode and gated detector mode. In the synchronous detector mode the differential input signals are applied in bursts to the differential inputs V_{IN}(+) and V_{IN}(-). A zero crossing detector (ZCD) is used to synchro nously detect full cycles of the input signal within a give which are then rectified and integrated. Both the numb cles within an individual burst and also the

be captured are programmable. In the gated detector mode the synchronous detector is bypassed and the differential input signals are simply rectified and integrated as long as CTRL remains high. Whether in the synchronous detector mode or in the gated detector mode, a third mode, a calibration or CAL mode, is possible where a reference voltage is connected to the C_{INT}(+) pin to allow any mismatch which exists between the four track/hold (T/H) amplifiers to be easily measured. A simplified diagram of the demodulator channel is shown in Figure 6. With CR7 a logic Low the normal mode is selected and SW1 is closed when a valid integrate INT signal is provided by the demodulator control logic. Switches SW1 and SW3 are functional only in the normal mode. In the calibrate mode CR7 is set to a logic high and SW1 is open regardless of the INT signal. Switch SW2 is closed only in the calibrate mode. The sequence of events in each mode is explained in the following text.

Synchronous Detector Mode
The differential in the circuitry is shown in Figure 7. The value itors should be chosen so that the pole formed or and the 2.5 k Ω equivalent input resistance is at order of magnitude below the lowest input signal freresistors have a tolerance of $\pm 40\%$ with a defficient of −300 ppm/°C. The differential d at approximately 1 V above AGND by means tout impedance voltage source.




Figure 6. Simplified Block Diagram of Demodulator Channel




Figure 7. Simplified Input Circuitry of Demodulator Channel

From the input pins the signal passes to both a zero crossing detector (ZCD) and a full wave rectifier. The output of the rectifier drives a transconductance amplifier to convert the rectified input voltage into an output current suitable for charging the external integrating capacitor CINT. Except during actual ADC conversions the ZCD is always enabled and produces a continuous pulse stream output reflecting the differential input signal transitions through 0 V. In fact, the input signal change must exceed the ZCD's input hysteresis, VH, before its output changes. See Figure 20 in the DESIGN INFORMATION section. Since the ZCD output is usually completely asynchronous

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

REV. 0 ANALOG I/O PORTS 8-51

with the timing of the CTRL input, the main task of the demodulator control logic is to synchronize these two signals in order to integrate only full cycles of the input waveform. This is achieved by initializing the cycle counter logic on the first ZCD output falling edge recognized after CTRL goes high and releasing the counter on the following ZCD output falling edge. This produces the integrate (INT) signal to close switch SW1 to start integrating. Full cycles of the input waveform can now be counted from falling edge to falling edge of the ZCD output. The asynchronous nature of the two signals results in a random lock-in time before the integrator starts, which can vary from 1 cycle to 2 cycles of the input waveform. This is illustrated in Figures 8a and 8b. CTRL must be high for a minimum time of (N + 3.5) t_{CYC}; i.e., 7.5 cycles of the maximum burst frequency of 5 MHz when N = 4.




Figure 8a. Synchronous Detector Timing Waveforms with Lock-In Time of 2 Cycles & N=4.




Figure 8b. Synchronous Detector Timing Waveforms with Lock-In Time of 1 Cycle & N=4.

After the counter is released, the number of subsequent falling edges is counted and is compared with the number previously loaded into locations CR0-CR3 of the control register. When this count exceeds the preprogrammed number, the demodulator control logic brings INT Low, opening switch SW1 to halt the integrator. To ensure that the selected track/hold amplifier correctly acquires the integrated voltage on C_{INT}, a further one full cycle of the ZCD output (i.e., one full cycle of the input waveform) is counted before a hold signal, HOLD1-HOLD4, is generated.

When CTRL returns low, switch SW3 is closed to reset the voltage across the integrating capacitor to 0 V. The waveforms in Figure 8 are drawn for a correct burst capture and the status flag associated with this burst, SR1-SR4, is set "good"-a logic low-in the status register. However, there may be occasions when, for whatever reason, less than the programmed number of cycles occur in a burst, and in these circumstances the trailing edge of CTRL acts as a fail-safe hold signal for the T/H amplifier. For instance if, while capturing a burst, the signal amplitude drops below minimum ZCD comparator threshold, then the ZCD will obviously cease providing zero-crossing pulses and invalidate the cycle counting logic. In situations like puises and invaning the cycle counting logic. In situations like this, the trailing edge of CTRL terminates the integrator directly if any individual burst capture is terminated by the falling edge of CTRL, then us associated status flag in the status register is set high indicating a "bad" capture. In the situation where in expected burst is so low in amplitude as not even to ce ZCD, switch SW1 remains open and no signal is integrated. Again, this is flagged as incorrect operation and its associated status flee is set high or "bad" on the falling edge of CTRL. In either of these cases operation of the channel proincorrectly captured burst and the result stored in its respective data register.

As each differential input signal burst is captured, one of the four internal T/H amplifiers tracks the integrated signal on the CINT pin. When a burst capture is complete, the tracking T/H amplifier is placed in the hold mode and the voltage on its hold capacitor remains held for subsequent A/D conversion. The selection of which T/H amplifier tracks the integrator output is determined by the contents of a write pointer. The write pointer logic ensures that the integrator output corresponding to the first burst captured is placed on CH1, the integrator output corresponding to the second burst captured is placed on CH2 and so on. The write pointer is incremented after each CTRL pulse. Each individual burst capture operation requires its own separate CTRL; pulse, i.e., if there are four bursts to be captured, four CTRL pulses are required. The number of bursts captured is compared with the number (1, 2, 3 or 4) previously loaded into locations CR4 and CR5 of the control register. When the number of bursts captured equals the preprogrammed number of bursts expected, the rectifier/integrator section is turned off, the ZCD is disabled and the voltages held on the internal hold capacitors CH1-CH4 are sequentially applied to the ADC and are converted. As the ADC converts the held voltages, the results are loaded, again sequentially, into the data registers under the control of the write pointer. ADCREG1 is filled first, followed

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

by ADCREG2, etc. When all held voltages have been converted, the T/H amplifiers are released back into their track mode and the write pointer is left pointing at T/H amplifier #1. At this time also, the ZCD is again enabled. Note, however, that the 4-channel T/H multiplexer is enabled on the rising edge of the first CTRL pulse in a new burst capture sequence and remains enabled only for the duration of the capture sequence.

Gated Detector Mode

In this mode the synchronous detector is bypassed and the demodulator channel behaves as a simple gated detector. To select the gated detector mode, locations CR0-CR3 of the control register are loaded with all 0s, location CR7 is loaded with a logic low and locations CR8 and CR9 are loaded with logic highs. A simplified timing diagram of the channel operating as a gated detector is shown in Figure 9. When CTRL goes high at the




Figure 9. Channel Timing Waveforms for Gated Detector Mode

start of a signal capture operation, switch SW1 is closed and the integrator starts integrating the rectifier's output. It will continue to do so as long as CTRL remains high, eventually saturating if CTRL is held high for too long. A minimum CTRL high pulse width of 800 ns is required in this mode. When CTRL returns low, switch SW1 is opened and the integrator is halted. As the rectifier's output is being integrated across CINT, it is also being tracked by one of the four T/H amplifiers. To provide additional time for this T/H amplifier to completely acquire the integrated voltage, the falling edge of CTRL triggers a one-shot which delays the hold signal, HOLD1-HOLD4, until it times out. This delay, t_C3, has a maximum time of 600 ns. When the hold signal is generated the tracking T/H amplifier is put in the hold mode and the voltage on its hold capacitor remains held for subsequent A/D conversion. The hold signal, in turn, triggers the $C_{\rm INT}$ reset signal, closing SW3 and resetting the voltage across $C_{\rm INT}$ to 0 V. Note that both plates of the C_{INT} capacitor are at the internal reset voltage level of 1.2 V, available on C_{INT}(-), in readiness for the next signal capture operation. The minimum CTRL low time, t_C2, depends on the duration of the preceding CTRL high time. The longer the integration time, the longer must be the reset time, since the reset current is fixed. The minimum CTRL low time can be determined from the expression:

$$t_C 2 = 0.6 \, \mu s + 0.375 \, t_C I$$

When the number of gated signals captured equals the preprogrammed number expected, the rectifier/integrator section is disabled and the held voltages are sequentially applied to the ADC and are converted. From here on, channel operation is identical to the synchronous detector mode as previously described. Note that locations SR1-SR4 of the status register now convey no meaningful information and should be ignored for gated detector operation.

Calibration Mode

The purpose of this mode is to allow any channel mismatch existing between the internal T/H amplifiers to be easily measured. The number of T/H amplifiers tested will equal the number stored in locations CR4 and CR5 of the control register. Additionally the number of CTRL pulses applied must also equal this number. The calibration (CAL) mode is selected by loading locations CR9 and CR8 of the control register with a logic high and a logic low, respectively. This condition is decoded to close switch SW2 and connect an internal dc reference, nominally REFOUT/4 above the $C_{INT}(-)$ pin, to the $C_{INT}(+)$ pin. Additionally, to avoid shorting the integrator output, switch WI must be opened by loading a logic high into location CR7. Unlike either the synchronous or gated detector modes, the voltage on Cont is not discharged between successive CTRL pulses. In this mode the CTRL pulses simply generate the hold signals the I/H amplifiers. The falling edge of the first CTRL pulse erates a hold signal, HOLD1, for T/H amplifier #1, the falling edge of the second CTRL pulse generates HOLD2 for T/H amplifier #2, and so on. A timing diagram of the channel in the CAL mode is shown in Figure 10.




Figure 10. Channel Timing Waveforms for Calibration Mode

A minimum CTRL pulse width of 800 ns is required to allow sufficient acquisition time for the relevant T/H amplifier. Note that this pulse width assumes that the voltage on the $C_{\rm INT}(+)$ pin has settled to the nominal REFOUT/2 level before the first CTRL pulse is applied. In order to use the minimum CTRL pulse widths the demodulator channel must be placed in the calibration mode some time prior to applying the first CTRL pulse. With $C_{\rm INT}=180~\rm pF$, this setup time is no longer than 20 $\rm \mu s$. Alternatively, this setup time can be avoided by making the first CTRL pulse sufficiently wide to ensure that the calibration voltage on the $C_{\rm INT}(+)$ pin has settled. Subsequent CTRL pulses can obviously have minimum pulse widths.

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

REV. 0

Analog Outputs

The AD7773 and AD7775 contain two independent voltageoutput DACs: DAC A with 10-bit resolution and DAC B with 8-bit resolution. The two DACs produce output voltages of the form $V_{BIAS} \pm V_{SWING}$. Both V_{BIAS} and V_{SWING} reference levels are generated internally with VBIAS being available externally on the REFOUT pin. V_{SWING} is nominally equal to REFOUT/2. With half-scale code in a DAC register, the DAC output voltage is equal to V_{BIAS} ; With a positive full-scale code the DAC output is $V_{BIAS} + V_{SWING} - 1$ LSB; with a negative full-scale code the DAC output is VBIAS - VSWING. Dependent upon the logic level stored in location CR6 of the control register, the DAC coding (for both DACs) will be either twos complement coding (CR6 = 1) or offset binary coding (CR6 = 0). Note that on receipt of a reset command (either via software or hardware), location CR6 is loaded with a logic high and the analog outputs of both DACs go to VBIAS. Figures 11a and 11b show the DAC transfer functions for twos complement and offset binary coding, respectively.




Figure 11a. DAC Output Voltages vs. DAC Input Codes in Hex – Two's Complement Coding

For twos complement coding the DAC output voltage can be expressed as:

$$V_{OUT}A/B = V_{BIAS} + V_{SWING} (2 D_{A/B})$$

where subscripts A and B refer to DACs A and B.

For DAC A,
$$D_A = N_A/1024$$

where N_A is the decimal equivalent of the twos complement input code; i.e.,

$$-512 \le N_A \le +511$$

For DAC B, $D_B = N_B/256$

where N_B is the decimal equivalent of the twos complement input code; i.e.,

$$-128 \le N_B \le + 127$$

With offset binary coding selected via location CR6 of the control register, the DAC output voltage can be expressed as:

$$V_{OUT}A/B = V_{BIAS} + V_{SWING} (2 D_{A/B} - 1)$$

where subscripts A and B gain refer to DACs A and B.

as before, where No is the input code in decimal; i.e.,

$$0 \le N_A \le + 1023$$

For DAC B, $D_B = N_B/256$

as before, where N is the input code in decimal; i.e.,

$$0 \le N_B \le + 255$$




Figure 11b. DAC Output Voltages vs. DAC Input Codes in Hex – Offset Binary Coding

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

MICROPROCESSOR INTERFACING

Tables I and II show the truth tables for AD7773 and AD7775 microprocessor interfacing, respectively. The multiplexed address/data bus used by the AD7775 is demultiplexed internally by means of the ALE signal. On the falling edge of ALE address inputs AD1, AD2 and AD3 are latched and remain latched until ALE returns high again. Note that address input AD0 is a "don't care" input. This decoding scheme allows 2-byte word operations to even addresses only and simplifies the

interface to the 80C196, for instance, where word operations to odd addresses are not guaranteed to operate in a consistent manner. DAC data is always transferred as right-justified data, i.e., the LSB should always appear on AD0 whether loading the 10-bit DAC A or 8-bit DAC B. Similarly for the AD7773, which has a dedicated 10-bit-wide data bus, DAC data is always transferred as right-justified data, i.e., the LSB should always appear on DB0 whether loading DAC A or DAC B.

Table I. AD7773 Truth Table for Microprocessor Interfacing

CS	RD	WR	A1	A0	DB0-DB9	Functions/Comments
ī	X*	X	X	х	High Z	Data Port High Impedance.
0	1	0	0	0	DAC Data	Load 10-Bit DAC A Data to DAC A Register.
0	0	1	0	0	Low Z	Reserved. Do Not Use.
0	1	0	0	1	DAC Data	Load 8-Bit DAC B Data to DAC B Register.
0	0	1	0	1	Low Z	Reserved. Do Not Use.
0	1	0	1	0	CR Data	Load Control Register (CR) Data to CR. See Control Register Description.
0	0	1	1	0	Low Z	Reserved. Do Not Use.
0	1	0	1	1	SR Data	Load Status Register (SR) Data to SR. See Status Register Description.
0	0	1	1	1	Stack Data	Contents of Stack Placed on Data Bira. See Stack Reading Description.

^{*}X = don't care.

Table II. AD7775 Truth Table for Microprocessor Interfacing

CS	RD	WR	AD3*	AD2*	ADE*	AD0	AD9-DB9	Function/Comments
1	X**	X	X	X	X	X of	High Z	Data Port High Impedance.
0	1	0	X	0	0	x	DAC Data	Load 10 Bir DAC A Data to DAC A Register.
0	0	1	0	0	0	X	Low Z	Reserved. Do Not Use.
0	1	0	X	0	1	X	DAC Data	Load 8-Bit DAC B Data to DAC B Register.
0	0	1	0	0	1	X	Low Z	Reserved. Do Not Use.
0	1	0	X	1	0	X	CR Data	Load Control Register (CR) Data to CR. See Control Register Description.
0	0	1	0	1	0	X	Low Z	Reserved. Do Not Use.
0	1	0	X	1	1	X	SR Data	Load Status Register (SR) Data to SR. See Status Register Description.
0	0	1	0	1	1	X	Stack Data	Contents of Stack Placed on Data Bus. See Stack Reading Description.
0	0	1	1	0	0	X	ADC Data	Contents of ADCREG1 Placed on Data Bus.
0	0	1	1	0	1	X	ADC Data	Contents of ADCREG2 Placed on Data Bus.
0	0	1	1	1	0	X	ADC Data	Contents of ADCREG3 Placed on Data Bus.
0	0	1	1	1	1	X	ADC Data	Contents of ADCREG4 Placed on Data Bus.

^{*}Latched internally on the falling edge of ALE.

This information applies to a product under development, its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

REV. 0

^{**}X = don't care.

Stack Reading

The register stack consists of a total of five registers: the status register and the four ADC data registers, ADCREG1-ADCREG4. The status register is the bottom-most register of the 5-deep register stack. Dependent upon the system architecture, the stack can be read in one of two ways. If the AD7773 and AD7775 are interfaced directly to a microprocessor bus then repeated read instructions to the stack address rotate the active stack locations through the data bus. One stack location is transferred per read instruction. This method of stack reading is shown in Figure 12a for the AD7773 (stack address = 112) and in Figure 13a for the AD7775 (stack address = 011X2). However, if the AD7773 or AD7775 is not directly interfaced to the microprocessor bus but comes through some peripheral controller (e.g., a proprietary gate array), then the stack can be rotated by keeping the \overline{CS} input low and repeatedly pulsing the \overline{RD} input. This method of stack reading is shown in Figures 12b and 13b for the AD7773 and AD7775, respectively.

For the AD7773, stack rotation is the only way in which data in the upper registers can be accessed. For the AD7775, however, the stack registers are individually addressable and the user can choose to access the data by rotating the stack, or by individually addressing the registers in any order preferred.

A read pointer ensures correct operation of the stack by setting equal the number of data registers which can be rotated and the number of bursts to be captured. The first read instruction to the register stack returns the contents of the status resister. The read pointer is then incremented so that the next lead operation from the stack-using the same address-returns the conversion data from ADCREG1 and so on. If n is the number of bursts to be captured (n = 1, 2, 3 or 4), then n + 1 read instructions are required to rotate the stack through all active stack registers. The stack is rotated only once with all additional read instructions repeatedly placing the contents of the status register on the data bus. Note that the stack will rotate only when the programmed number of conversions are complete; i.e., only when status register flag SR0 has returned low. When new data is loaded to the stack, for example, when a new burst sequence is captured, the read pointer is again enabled to rotate the stack registers through the data bus. Operation of the stack is summarized in Table III where all the read instructions are from stack addresses; 112 for the AD7773 and 011X2 for the AD7775.

Table III. Stack Read Operations

Read Instruction Sequence	Data Bus
1st Read	Status Register
2nd Read	ADCREG1
3rd Read	Status Register if CR (5, 4) = (0, 0); ADCREG2 otherwise
4th Read	Status Register if CR (5, 4) = (0, 0) or (0, 1); ADCREG3 otherwise
5th Read	Status Register if CR $(5, 4) = (0, 0), (0, 1)$ or $(1, 0)$; ADCREG4 otherwise
6th Read	Status Register. Succeeding Read instructions always call the Status Register





Figure 12a. AD7773 Stack Read Option 1



igure 12b. AD7773 Stack Read Option 2




Figure 13a. AD7775 Stack Read Option 1




Figure 13b. AD7775 Stack Read Option 2

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

REV. 0 8-56 ANALOG I/O PORTS

Microprocessor/Microcomputer Interfacing Circuits

With its separate data and address bus architecture the AD7773 is intended to interface to DSP machines such as the ADSP-2101, ADSP-2105 and the TMS320 family. The AD7775, with its multiplexed address/data bus, is suitable for microcontrollers such as the 80C196 family.

Figure 14 shows the AD7773 interfaced to the TMS320C10 @ 20.5 MHz and the TMS320C14 @ 25 MHz. Figure 15 shows the interface with the TMS320C25 @ 40 MHz. Note that one wait state is required with this interface. The ADSP-2101-50 and the ADSP-2105-40 interface is shown in Figure 16. One wait state is required with either of these machines.

Figure 17 shows the AD7775 interface to the 80C196KB @ 12 MHz and the 80C196KC @ 16 MHz. One wait state is required with the 16 MHz machine. The 80C196 is configured to operate with a 16-bit multiplexed address/data bus.




Figure 16. AD7773 to ADSP-2101 & ADSP-2105 Interface




Figure 14. AD7773 to TMS320C10 & -C14 Interface




Figure 17. AD7775 to 80C196 Interface




Figure 15. AD7773 to TMS320C25 Interface

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

REV. 0

AD7773/AD7775 — Terminology

DEMODULATOR CHANNEL

Relative Accuracy

The relative accuracy specification is similar to a least squares specification for a standard ADC. For the demodulator channel, however, the least squares line is fitted not between the voltage levels corresponding to the traditional first and last code transitions, but between voltage levels corresponding to designated code transitions on either side of the midscale code. This scheme allows a tighter specification for signals around the halfscale point and a more relaxed specification for signals closer to zero-scale and full-scale. The AD7773/AD7775 specify linearity over the 1/4 FS to 3/4 FS signal range with a related linearity specification from 1/8 FS to 7/8 FS. For either range the input signal levels that correspond to the designated code transitions are found by applying a sequence of 5 MHz sinusoidal bursts to the demodulator channel and digitizing the signals. The amplitude of the bursts are slowly varied until the ADC output flickers around the nominated code transition. The burst amplitude which causes the transition is now designated as one endpoint for the linearity specification. The other endpoint (for the same range) is found by similar methods. The 1/4 FS to 3/4 FS relative accuracy specification of the demodulator channel is the maximum deviation, in LSBs, of the ADC's actual code transition points from a least squares line fitted between the measures endpoint voltages Vm256 and Vm768. Note that this least squares line may not exactly coincide with a straight him dra between the two measured endpoint voltages. The 18 F3 FS relative accuracy specification is referred line already fitted between 1/4 FS and 14 FS aut extended to range from Vm128 to Vm89. A graphi tation of the two linearity ranges are shown in Fig. ADC code transitions (in decimal only) are plotted corresponding input voltage levels; i.e., Vm128 represents the input voltage at which code transition 127/128 (decimal) occurs. Corresponding code transitions in Hex are as follows:

> Vm128: 07F/ 080 (Hex) Vm256: 0FF/100 (Hex) Vm768: 2FF/300 (Hex) Vm896: 37F/380 (Hex)




Figure 18. Guaranteed Linearity Ranges for the Demodulator Channel

The full-scale (FS) input voltage is computed from measured voltages Vm128 and Vm896, corresponding to 1/8 FS and 7/8 FS, respectively, as follows:

$$Vm896 - Vm128 = 7/8FS - 1/8 FS$$

OF

$$FS = 8/6 (Vm896 - Vm128)$$

Using this value of FS, 1 LSB = FS/1024. Note that due to both the zero-crossing detector threshold and the rectifier threshold, the least squares line shown in Figure 18 will not pass through the origin. This means that the differential input voltages shown in Figure 18 are not referenced to the origin; i.e., the code transition 127/128 does not necessarily occur 1/8 FS above $V_{\rm IN}=0~\rm V$.

Differential Input Resistance

This is the dc input resistance measured between $V_{IN}(+)$ and $V_{IN}(-)$.

Common-Mode Input Relistance

This is the dc input estatuce measured between the shorted differential inputs $V_{\rm IN}(-)$, and ground.

Colle in 5 mV Differential Input Signal

For the autenteed minimum differential input signal of 75 mV have resultant of tour sode will be between 0A (Hex) and 28 (Hex), which is between 10 LSBs and 40 LSBs. Figure 6 shows the typical computator performance for low level input signals. The particular differential input signal is determined by the rectific threshold, above the rectifier threshold the ADC output is graranteed to be penotonic up to the maximum differential signal of 2.3 and positive threshold.




Figure 19. Demodulator Response for Low Level Input Signals

Frequency Response to Pulse Harmonics

This specification tests for gain peaking in the channel frequency response. Relative measurements, taken at three harmonically related frequencies, are compared and must be within specification. To maintain a constant integral at each frequency, the number of cycles are correspondingly increased as the signal period is decreased.

-Set up 5 MHz bursts at 0.7 V p-p and digitize. CR0-CR3 set for 4 cycles. Determine average ADC code, call it Code 1.

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

Terminology—AD7773/AD7775

- -Set up 10 MHz bursts at 0.7 V p-p and digitize. CR0-CR3 set for 8 cycles. Determine average ADC code, call it Code 2.
- -Set up 15 MHz bursts at 0.7 V p-p and digitize. CR0-CR3 set for 12 cycles. Determine average ADC code, call it Code 3.
- -Compare (Code 1-Code 2) and (Code 1-Code 3) to the limits specified.

Due to the demodulation technique used in the AD7773 and AD7775, the frequency spectrum of the input signal can have an impact on the demodulator channel performance. To meet the specifications the following limits are placed on the harmonic content of the input signal (quoted in dB relative to a fundamental at 5 MHz and 1.25 V p-p):

 2nd Harmonic:
 -50 dB

 3rd Harmonic:
 -12 dB

 4th Harmonic:
 -50 dB

 5th Harmonic:
 -24 dB

 Higher Harmonics:
 -40 dB total

Common-Mode Rejection Ratio

Common-mode rejection ratio (CMRR) is a measure of the change in digital output code when both inputs are changed by equal amounts. Repeated bursts of half-scale amplitude, differential 1.25 V p-p at 5 MHz, are applied to the demodulator channel and digitized. These bursts sit on a common-mode signal of 500 mV p-p magnitude and varying in frequency from 60 Hz to 30 kHz. The standard deviation of the resultant distribution of ADC codes is checked to be less than 3.1 LSBs, a result which includes the channel noise level. When corrected for the channel noise level by rms subtraction, e.g., \(\frac{1}{3} \). \(\frac{1}{3} \) \(\frac{1}

Power Supply Rejection Ratio

For the demodulator channel, power supply rejection ratio (PSRR) is a measure of the change in digital output code due to a change in the power supply voltage. Repeated bursts of half-scale amplitude, differential 1.25 V p-p at 5 MHz, are applied to the input and digitized. An ac signal, 200 mV p-p amplitude and varying in frequency from 60 Hz to 30 kHz, is summed with the +5 V power supply V_{CC}. The standard deviation of the resultant distribution of ADC codes is checked to be less than 4 LSBs, a result which includes the channel noise level. When corrected for the channel noise level by rms subtraction, e.g., $\{(4)^2-(1.8)^2\}^{1/2}$, the standard deviation is found to be less than 3.6 LSBs, which is equivalent to a PSRR of 43 dB. This specification holds over the allowable V_{CC} range of 4.75 V to 5.25 V.

Channel Noise Level

Channel noise level is a measure of the intrinsic noise level of the modulator channel in the absence of common-mode signals and power supply interference. Repeated bursts of half-scale amplitude, differential 1.25 V p-p at 5 MHz, are applied to the input and digitized. The standard deviation of the resultant distribution of ADC codes is checked to be less than 1.8 LSBs. This is equivalent to a channel noise level of 49 dB. Note that the duration of the burst capture sequence must be less than or equal to 1 ms.

Composite Noise Rejection

Intended as an overall channel performance indicator, the composite noise rejection figure is an rms summation of the PSRR, CMRR, the channel noise level as defined above plus an INL error of 1.15 LSBs, representing the standard deviation, under identical test conditions, of the ADC codes from device to device. It is referenced to half-scale.

Channel Mismatch

Channel mismatch is a measure of the differences which may exist between the four internal track/hold (T/H) amplifiers. To measure mismatch the AD7773/AD7775 must be put in the calibration (CAL) mode by loading control register locations CR9 and CR8 with a logic high and a logic low, respectively. Additionally, CR7 must be loaded with a logic high. These conditions disconnect the output of the integrator from the integrating capacitor CINT and connect an internal dc reference (Nominally REPOUT/4 above the voltage on the $C_{INT}(-)$ pin) to the C_{INT}(+) pin. The remainder of the demodulator channel operates normally: under the control of the CTRL input, the four TH amplifiers are connected in turn to track-and-hold this reference voltage. Subsequently the held voltages are converted. Check the ADC output code for each channel to ensure results are within 5 LSBs of each other. See under CIRCUIT DESCRIPTION for Calibration Mode section.

Crosstalk Between Bursts

Between successive bursts the integrating capacitor CINT is dischanged to 1 This occurs during time t_C2 of Figures 8a, 8b and 9. Note that both plates of the CINT capacitor are at the internal reset voltage level of 1.2 V, available on C_{INT}(-). Any residual signal voltage on this capacitor will be added to the integrated signal of the succeeding burst causing an apparent increase in the amplitude of that burst. The crosstalk specification defines by how much the amplitude of a burst is influenced by a preceding burst. By this definition the first burst suffers no crosstalk, the second burst suffers from the first burst, etc. To measure crosstalk a special burst sequence is applied to the demodulator input which keeps the amplitude of the burst under test constant at half-scale (differential 1.25 V p-p at 5 MHz) and alternates the amplitude of the preceding burst between 0 V and full scale. The average error due to crosstalk should be less than 1 LSB. Only two successive bursts are exercised in any one sequence.

ADC Conversion Time

Each conversion takes 14 CLKIN cycles. However, due to the asynchronous relationship between CLKIN and the burst detector operation, it is possible to get a delay of up to 2.5 CLKIN cycles before the first conversion actually starts. This means that the first conversion may not be finished for up to 14 + 2.5 CLKIN cycles after the final burst has been detected. Subsequent conversions will always take 14 CLKIN cycles.

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

REV. 0

ANALOG OUTPUTS

Relative Accuracy

For the DACs, relative accuracy or end-point nonlinearity is a measure of the maximum deviation, in LSBs, from a straight line passing through the endpoints of the DAC transfer function. A graphical representation of the transfer curves for both twos complement and offset binary coding are shown in Figures 11a and 11b, respectively.

Differential Nonlinearity

Differential nonlinearity is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of ±1 LSB maximum ensures monotonicity.

Rias Offset Error

If the DACs are ideal, the output voltage of any DAC with midscale code loaded will be equal to VBIAS (i.e., REFOUT). The DAC bias offset error is the difference between the actual output voltage and VBIAS, expressed in LSBs.

Plus and Minus Full-Scale Error

The DACs in the AD7773/AD7775 can be considered to provide bipolar output voltage ranges which are referred to VBIAS instead of AGND. Plus full-scale error for any DAC is the difference, expressed in LSBs, between the actual output voltage with plus full-scale code loaded into the DAC register and the ideal plus full-scale code loaded into the DAC regions output voltage ($V_{\rm BIAS} + V_{\rm SWING} - 1$ LSB). Minus full-scale output voltage ($V_{\rm BIAS} + V_{\rm SWING} - 1$ LSB). Minus full-scale output voltage ($V_{\rm BIAS} + V_{\rm SWING} - 1$ LSB). Minus full-scale output voltage ($V_{\rm BIAS} + V_{\rm SWING} - 1$ LSB). error is similarly defined but the DACs are now loaded with their minus full-scale codes and the ideal output voltage is now VBIAS - VSWING. Note that plus and minus full scale errors for. the DAC outputs are referenced to REFOUT/2 and are mea sured after the bias offset errors have been adjusted out.

Digital-to-Analog Glitch Impulse

Digital-to-analog glitch impulse is the impulse injected into the analog output when the digital inputs change state with the DAC selected. It is normally specified as the area of the glitch in nV secs and is measured when the digital input code is changed by 1 LSB at the major carry transition. Regardless of whether offset binary or 2s complement coding is used, the major carry transition occurs at the analog output voltage change of V_{BIAS} to $V_{BIAS} - 1$ LSB or vice versa.

Digital Feedthrough

Digital feedthrough is also a measure of the impulse injected into the analog output from the digital inputs but is measured when the DAC is not selected. It is essentially feedthrough across the die and package. It is important in the AD7773/ AD7775 since it is a measure of the glitch impulse transferred to the analog output when data is transferred over the data bus (either in or out). It is specified in nV secs and is measured with a full-scale code change on the data bus, from all 0s to all 1s and vice versa.

Power Supply Rejection Ratio

8-60 ANALOG I/O PORTS

For the analog outputs, power supply rejection ratio (PSRR) is a measure of the change in the analog output of either DAC due to a change in the power supply voltage V_{CC}. For the test both DACs are loaded with their half-scale codes and an ac signal of 200 mV p-p amplitude and varying in frequency from 60 Hz to 30 kHz is summed with the +5 V power supply. The maximum output signal level on either DAC will be 22 mV.

Thus, the response will be at least 20 dB below the excitation level. This specification holds over the allowable V_{CC} range of 4.75 V to 5.25 V.

DESIGN INFORMATION

Choosing the CINT Capacitor

In both the synchronous detector and gated detector modes the differential input signal is rectified and integrated across the integrating capacitor C_{INT} . The correct value of integrating capacitor must be used in order to optimize the channel performance for any particular integration period. If too high a value is chosen then the integrated signal voltage developed across CINT will be lower than optimum, and hence, ADC resolution will be lost due to this effective compression of the signal. Similarly too low a value for CINT can lead to signal voltages being developed across CINT which are beyond the dynamic range of the ADC. This effective signal expansion results in loss of ADC resolution for full-scale input signals. The ideal value of CINT is found from the expression:

$$C_{INT} = I.T/V_{Gura}$$
 (1)

 $C_{INT} = I.T/V_{C_{INT}}$ (1) where I is the average rectifier output current, T is the integrate time and V_{COST} is the integrated voltage across C_{INT} . The average V_{COST} is the integrated voltage across V_{INT} . rectifier output current can be expressed as:

$$I = Gm.V_{IN}$$
 (coerass)
= $Gm.V_{IN}$ (coerass)
 $Gm.V_{IN}$ $p-p/2$) (Crest Factor)

For sinusoidal burst signals the crest factor is equal to $2/\pi$.

In the synchronous detector mode the integrate time can be expressed as:

 $= N.t_{CYC}$

 $= N/f_{IN}$

where N is the number programmed into locations CR0-CR3 of the control register. N can range from 4 to 15. Frequency f_{IN} is the frequency of the input signal. The AD7773 and AD7775 are guaranteed to operate with N = 4 and $f_{IN} = 5$ MHz maximum. In the gated detector mode the integrate time is simply the period of CTRL high or t_{C1} in Figure 9.

V_{CINT} is the voltage change across C_{INT} which results in a fullscale change in the ADC output. VCINT is typically equal to REFOUT/2 or 1.07 V.

As an example of calculating a value for CINT consider the case of synchronous detector operation with N = 4, f_{IN} = sinusoidal 5 MHz and V_{IN} p-p = 2.3 V maximum. To ensure that no ADC resolution is lost for peak input signals, Equation 1 is solved using the maximum value of transconductance, Gm = 0.302 ms and the minimum value of V_{CINT} which is equal to REFOUT(min)/2 or 1.05 V. When these values are used in Equation 1 a value for C_{INT} equal to 170.7 pF is computed. This computed value of capacitor must include the tolerance, Δ , on the final capacitor chosen plus any stray capacitance on the C_{INT}(+) pin to ground and C_{INT}(-). That is,

$$170.7 pF = C_{INT} (1 - \Delta\%/100) + C_{STRAY}$$

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

If 5% tolerance capacitors are used and $C_{\rm STRAY}=10~\rm pF$ then $C_{\rm INT}=169~\rm pF$ $\pm 5\%$. This is the optimum value of capacitor to use. However, if preferred values of capacitors are required, the next highest preferred value is 180 pF. This value of capacitor will result in a slight compression of the signal range. That is, a full-scale input signal, $V_{\rm IN}~\rm p-p=2.3~V$, will result in an ADC code which is less than all 1s. Exactly how much compression is caused by using a nonideal value of $C_{\rm INT}$ is indicated by the ratio of computed $C_{\rm INT}$ value to worst case $C_{\rm INT}$ value. Assuming $C_{\rm INT}=180~\rm pF$ $\pm 5\%$ and stray capacitance totalling 10 pF, the worst case $C_{\rm INT}$ capacitance can be found by solving

$$C_{INT} = 180 (1 + 5/100) pF + 10 pF$$

= 199 pF

The ratio of 170.7 pF, the computed value for $C_{\rm INT}$, to 199 pF gives the amount of compression, 170.7/190 = 0.85. This means that for a full-scale input signal the ADC code will never exceed 85% of its possible code range; therefore, approximately the top 150 codes will never be used.

Zero Crossing Detector

The zero crossing detector (ZCD) has a certain amount of hysteresis to prevent noise from getting through the input stage. The ZCD differential hysteresis, V_H, is typically 55 mV p-p and is specified to lie between 40 and 70 mV p-p. Only signals which exceed this level can change the ZCD's output. A 55 mV hysteresis represents approximately 5% of a typical 1.1 V differential input signal level to the demodulator channel. Figure 20 gives a graphical representation of the ZCD sensitivity and hysteresis.

Synchronous Detector Timing Relationships

The relative timing between an input burst signal and its respective CTRL pulse determines which of the cycles within an individual burst are integrated. Two different timing examples which result in different cycles of the input waveform being integrated are shown in Figure 21. This is drawn for a two-burst pattern with N, the programmed number of cycles to be captured, set to 4.




Figure 20. Zero Crossing Detector (ZCD) Sensitivity

In Example 1, the CTRL input goes high just after the rising edge of the ZCD output which itself occurs in the middle of the second cycle of burst 1. Approximately 3/2 cycles after this, the integrate (B\T) signal goes high to start the integrator and remains high for four cycles of the input waveform. The CTRL input is maintained high for a further 2 cycles of the input waveform. With this timing relationship, cycles 4, 5, 6 and 7 of burst 1 are integrated. Since CTRL is kept low for the minimum time of 3/2 cycles of the captured input waveform, the same timing relationship between CTRL and the input signal is maintained for burst 2 and, again, cycles 4, 5, 6 and 7 are integrated.

In Example 2, the CTRL input goes high just after the falling edge of the ZCD output at the start of the first cycle of burst 1.




Figure 21. Two Examples of Movement of the Integration Window as a Result of Relative Timing Between CTRL and the Input Burst Signal

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

REV. 0

Approximately 2 cycles later the integrate signal, INT, goes high and remains high for four cycles. CTRL is maintained high for a further 3/2 cycles before being brought low. With this timing, cycles 3, 4, 5 and 6 are integrated. The same timing relationship between CTRL and the input signal is maintained for burst 2 and, again, cycles 3, 4, 5 and 6 are integrated.

Late positioning of the CTRL input can have a similar result. For instance, in Example 1, if CTRL goes high one-half cycle later than shown, then there will be almost two full cycles, delay from CTRL to INT going high. This would result in cycles 5, 6, 7 and 8 being integrated. In situations where a degree of synchronization is possible between CTRL and $V_{\rm IN}$, making the rising edge of CTRL coincident with $V_{\rm IN}=0$ V and going positive is the optimum situation.

Layout Hints

Ensure that the layout for the printed circuit board has the digital and analog grounds separated as much as possible. Take care not to run any digital track alongside an analog signal track. Guard (screen) the analog inputs with AGND.

Establish a single-point analog ground separate from the logic system ground and as close as possible to the AD7773 or AD7775. Both AGND pins on the AD7773/AD7775 and all other signal grounds should be connected to this single-point analog ground. In turn, this star ground should be connected to the digital ground at one point only—preferably at the law impedance power supply itself.

Low impedance analog and digital power supply continue returns are important for correct operation of the devices, so make the foil width for these tracks as wide as possible.

In order to ensure a low impedance +5 V power supply at the actual $V_{\rm CC}$ pin, it will be necessary to employ bypass capacitors from the pin itself to DGND. A 4.7 μF tantalum capacitor in parallel with a 0.1 μF ceramic capacitor is sufficient.

ADC Corruption

Executing a read instruction to the AD7773/AD7775 while conversions are in progress can result in the conversion-in-progress being corrupted. This is due to transient currents which flow when the output data drivers turn on. The possibility of ADC corruption is avoided if read instructions to the AD7773/AD7775 are avoided for some time after the final CTRL pulse goes Low. The duration of this wait period should be:

$$T_{CLKIN}$$
 (NBursts. 14 + 2.5 + 1)

N is the programmed number of bursts, 1 to 4, to be captured. Although each conversion takes only 14 CLKIN cycles, it can take up to 2.5 CLKIN cycles to synchronize the external clock with CTRL before any conversions start.

A further CLKIN cycle should be allowed for location SR0 of the status register to be updated.

Changing Modes of Operation

The AD7773 and AD7775 have two normal operating modessynchronous detector and gated detector modes - and one calibration mode. Changing between any of these modes simply requires changing the appropriate contents of the control register as already described under the individual descriptions of these modes. However, there are a number of considerations which should be followed when changing between modes. The first is that no mode change be attempted before the burst capture and conversion sequence is complete (i.e., not until location SR0 of the Status Register returns low). This will avoid any inadvertent corruption of a conversion in progress. The second consideration involves the delay between writing to the control register and starting a new burst capture sequence. This time is defined under the Demodulator Timing Characteristics as the WR rising edge to CTRL rising edge and is specified as 200 ns minimum. It is required to ensure that the correct conditions have been set up internal to the device.

A final consideration involves allowing sufficient time for the integrating capacitor, $C_{\rm RC}$, to discharge when changing from the calibration mode to one of the other operating modes. This is necessary time, it this mode, $C_{\rm INT}$ is not discharged by the internst discharge switch, SW3, either between successive CTR1 purees or evan on completion of the burst capture sequence. A discharge time of 300 ns—equivalent to $t_{\rm c}2$, the CTR1, law time in the calibration mode—is adequate after transferring that of the calibration mode. This discharge time and the previous set up time of 200 ns must be added together to arrive at a first overall delay.

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

8-62 ANALOG I/O PORTS REV. 0