

Am386™SX

High-Performance, 32-Bit Microprocessor
with 16-Bit Data Bus



Advanced
Micro
Devices

DISTINCTIVE CHARACTERISTICS

- Compatible with 386SX systems and software
- 25- and 20-MHz operating speeds
- Pin-for-pin replacement of the Intel i386SX
- Supports 387SX-compatible math coprocessors
- 100-lead PQFP package with optional protective ring for better lead coplanarity
- 24-bit address bus, 16-bit data bus
- Advanced 0.8 micron CMOS technology

GENERAL DESCRIPTION


The Am386SX microprocessor is a compatible implementation of the Intel i386SX. It is engineered to meet strict requirements for compatibility. It is compatible with hardware designed for 386SX systems and is, in fact, a pin-for-pin replacement of the Intel i386SX. It is also compatible with operating systems written for the 386 and the wide variety of commercially available software applications.

The Am386SX microprocessor is a 32-bit CPU with a 16-bit external data bus, and a 24-bit external address

bus. It provides the performance and compatibility benefits of the 386 architecture with the cost savings associated with 16-bit hardware. This device offers a 25% increase in performance from 20 to 25 MHz.

The device is manufactured using the AMD® advanced 0.8 micron CMOS process. It is packaged in a 100-pin plastic quad flat pack (PQFP). This package may be shipped in an optional protective ring for better lead protection during manufacturing.

BLOCK DIAGRAM



15022A-001


*Float feature is available in Rev. B0 and later.

Publication #: C15022 Rev. C Amendment: /0
Issue Date: December 1991

1-495

CONNECTION DIAGRAM

Top View



15022P 002

Notes: NC = No Connect
 Pin 1 is marked for orientation.
 *Float feature is available in Rev. B0 and later.


PIN DESIGNATIONS (Sorted by Pin Name)

Address		Data		Control		NC	V _{cc}	V _{ss}
Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin No.	Pin No.	Pin No.
A1	18	D0	1	ADS	16	20	8	2
A2	51	D1	100	BHE	19	27	9	5
A3	52	D2	99	BLE	17	29	10	11
A4	53	D3	96	BUSY	34	30	21	12
A5	54	D4	95	CLK2	15	31	32	13
A6	55	D5	94	D/C	24	43	39	14
A7	56	D6	93	ERROR	36	44	42	22
A8	58	D7	92	FLT*	28	45	48	35
A9	59	D8	90	HLDA	3	46	57	41
A10	60	D9	89	HOLD	4	47	69	49
A11	61	D10	88	INTR	40		71	50
A12	62	D11	87	LOCK	26		84	63
A13	64	D12	86	M/IO	23		91	67
A14	65	D13	83	NA	6		97	68
A15	66	D14	82	NMI	38			77
A16	70	D15	81	PEREQ	37			78
A17	72			READY	7			85
A18	73			RESET	33			98
A19	74			W/R	25			
A20	75							
A21	76							
A22	79							
A23	80							

PIN DESIGNATIONS (Sorted by Pin Number)

Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name
1	D0	21	V _{cc}	41	V _{ss}	61	A11	81	D15
2	V _{ss}	22	V _{ss}	42	V _{cc}	62	A12	82	D14
3	HLDA	23	M/IO	43	NC	63	V _{ss}	83	D13
4	HOLD	24	D/C	44	NC	64	A13	84	V _{cc}
5	V _{ss}	25	W/R	45	NC	65	A14	85	V _{ss}
6	NA	26	LOCK	46	NC	66	A15	86	D12
7	READY	27	NC	47	NC	67	V _{ss}	87	D11
8	V _{cc}	28	FLT*	48	V _{cc}	68	V _{ss}	88	D10
9	V _{cc}	29	NC	49	V _{ss}	69	V _{cc}	89	D9
10	V _{cc}	30	NC	50	V _{ss}	70	A16	90	D8
11	V _{ss}	31	NC	51	A2	71	V _{cc}	91	V _{cc}
12	V _{ss}	32	V _{cc}	52	A3	72	A17	92	D7
13	V _{ss}	33	RESET	53	A4	73	A18	93	D6
14	V _{ss}	34	BUSY	54	A5	74	A19	94	D5
15	CLK2	35	V _{ss}	55	A6	75	A20	95	D4
16	ADS	36	ERROR	56	A7	76	A21	96	D3
17	BLE	37	PEREQ	57	V _{cc}	77	V _{ss}	97	V _{cc}
18	A1	38	NMI	58	A8	78	V _{ss}	98	V _{ss}
19	BHE	39	V _{cc}	59	A9	79	A22	99	D2
20	NC	40	INTR	60	A10	80	A23	100	D1

*Float feature is available in Rev. B0 and later.

LOGIC SYMBOL



*Float feature is available in Rev. B0 and later.

15022B–003

ORDERING INFORMATION

Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of the elements below.



Valid Combinations		
NG	80386SX	-25
		-20
		-16*
		-25F
		-20F
		-16F*
		-25S
		-20S
		-16S*

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

*Contact AMD for 16-MHz availability.

PIN DESCRIPTION

A23–A1

Address Bus (Outputs)

Outputs physical memory or port I/O addresses.

ADS

Address Status (Active Low; Output)

Indicates that a valid bus cycle definition and address ($\overline{W/R}$, $\overline{D/C}$, $\overline{M/I/O}$, \overline{BHE} , \overline{BLE} , and A23–A1) are being driven at the Am386SX microprocessor pins.

\overline{BHE} , BLE

Byte Enables (Active Low; Outputs)

Indicate which data bytes of the data bus take part in a bus cycle.

BUSY

Busy (Active Low; Input)

Signals a busy condition from a processor extension.

CLK2

CLK2 (Input)

Provides the fundamental timing for the Am386SX microprocessor.

D15–D0

Data Bus (Inputs/Outputs)

Inputs data during memory, I/O, and interrupt acknowledge read cycles; outputs data during memory and I/O write cycles.

$\overline{D/C}$

Data/Control (Output)

A bus cycle definition pin that distinguishes data cycles, either memory or I/O, from control cycles which are: interrupt acknowledge, halt, and code fetch.

ERROR

Error (Active Low; Input)

Signals an error condition from a processor extension.

FLT*

Float (Active Low; Input)

An input which forces all bi-directional and output signals, including HLDA, to the three-state condition.

HLDA

Bus Hold Acknowledge (Active High; Output)

Output indicates that the Am386SX microprocessor has surrendered control of its logical bus to another bus master.

HOLD

Bus Hold Request (Active High; Input)

Input allows another bus master to request control of the local bus.

INTR

Interrupt Request (Active High; Input)

A maskable input that signals the Am386SX microprocessor to suspend execution of the current program and execute an interrupt acknowledge function.

LOCK

Bus Lock (Active Low; Output)

A bus cycle definition pin that indicates that other system bus masters are not to gain control of the system bus while it is active.

$\overline{M/I/O}$

Memory/I/O (Output)

A bus cycle definition pin that distinguishes memory cycles from input/output cycles.

NA

Next Address (Active Low; Input)

Used to request address pipelining.

NC

No Connect

Should always be left unconnected. Connection of a NC pin may cause the processor to malfunction, or be incompatible with future steppings of the Am386SX microprocessor.

NMI

Non-Maskable Interrupt Request (Active High; Input)

A non-maskable input that signals the Am386SX microprocessor to suspend execution of the current program and execute an interrupt acknowledge function.

PEREQ

Processor Extension Request (Active High; Input)

Indicates that the processor has data to be transferred by the Am386SX microprocessor.

READY

Bus Ready (Active Low; Input)

Terminates the bus cycle.

RESET

Reset (Active High; Input)

Suspends any operation in progress and places the Am386SX microprocessor in a known reset state.

V_{cc}

System Power (Active High; Input)

Provides the +5 V nominal DC supply input.

V_{ss}

System Ground (Input)

Provides the 0 V connection from which all inputs and outputs are measured.

$\overline{W/R}$

Write/Read (Output)

A bus cycle definition pin that distinguishes write cycles from read cycles.

*Float feature is available in Rev. B0 and later.

ABSOLUTE MAXIMUM RATINGS

Ambient Temperature under bias -65 to 125°C
 Storage Temperature -65 to 150°C

Stresses above those listed may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods of time may affect device reliability.

OPERATING RANGES

Supply Voltage with respect to V_{SS} -0.5 V to 7 V
 Voltage on other pins -0.5 V to ($V_{CC} + 0.5$)V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over COMMERCIAL operating ranges

$V_{CC} = 5\text{ V} \pm 10\%$; $T_{CASE} = 0^\circ\text{C}$ to 100°C

Symbol	Parameter Description	Notes	Min	Max	Unit
V_{IL}	Input Low Voltage		-0.3	+0.8	V
V_{IH}	Input High Voltage		2.0	$V_{CC} + 0.3$	V
V_{ILC}	CLK2 Input Low Voltage		-0.3	+0.8	V
V_{IHC}	CLK2 Input High Voltage		$V_{CC} - 0.8$	$V_{CC} + 0.3$	V
V_{OL}	Output Low Voltage $I_{OL} = 4\text{ mA}$: A23-A1, D15-D0 $I_{OL} = 5\text{ mA}$: BHE, BLE, W/R, D/C, M/I/O, LOCK, ADS, HLDA			0.45 0.45	V V
V_{OH}	Output High Voltage $I_{OH} = 1.0\text{ mA}$: A23-A1, D15-D0 $I_{OH} = 0.2\text{ mA}$: A23-A1, D15-D0 $I_{OH} = 0.9\text{ mA}$: BHE, BLE, W/R, D/C, M/I/O, LOCK, ADS, HLDA $I_{OH} = 0.18\text{ mA}$: BHE, BLE, W/R, D/C, M/I/O, LOCK, ADS, HLDA		2.4 $V_{CC} - 0.5$ 2.4 $V_{CC} - 0.5$		V V V V
I_{LI}	Input Leakage Current (for all pins except PEREQ, BUSY, FLT*, and ERROR)	$0\text{ V} \leq V_{IN} \leq V_{CC}$		± 15	μA
I_{IH}	Input Leakage Current (PEREQ pin)	$V_{IH} = 2.4\text{ V}$ (1)		200	μA
I_{IL}	Input Leakage Current (BUSY, ERROR, and FLT* pins)	$V_{IL} = 0.45\text{ V}$ (2)		-400	μA
I_{LO}	Output Leakage Current	$0.45\text{ V} \leq V_{OUT} \leq V_{CC}$		± 15	μA
I_{CC}	Supply Current CLK2 = 32 MHz: with -16** CLK2 = 40 MHz: with -20 CLK2 = 50 MHz: with -25	I_{CC} Typ = 175 mA (3) I_{CC} Typ = 200 mA (3) I_{CC} Typ = 225 mA (3)		275 305 335	mA mA mA
C_{IN}	Input Capacitance	$F_C = 1\text{ MHz}$ (4)		10	pF
C_{OUT}	Output or I/O Capacitance	$F_C = 1\text{ MHz}$ (4)		12	pF
C_{CLK}	CLK2 Capacitance	$F_C = 1\text{ MHz}$ (4)		20	pF

Notes: Tested at the minimum operating frequency of the part.
 *Float feature is available in Rev. B0 and later.
 **Contact AMD for 16-MHz availability.

- PEREQ input has an internal pull-down resistor.
- BUSY, FLT*, and ERROR inputs each have an internal pull-up resistor.
- I_{CC} Max measurement at worst case frequency, V_{CC} , and temperature, outputs unloaded.
- Not 100% tested.


SWITCHING CHARACTERISTICS

The switching characteristics given consist of output delays, input setup requirements, and input hold requirements. All switching characteristics are relative to the CLK2 rising edge crossing the 2.0 V level.

Switching characteristic measurement is defined by Figure 1. Inputs must be driven to the voltage levels indicated by Figure 1 when switching characteristics are measured. Output delays are specified with minimum and maximum limits measured, as shown. The minimum delay times are hold times provided to external circuitry. Input setup and hold times are specified as

minimums, defining the smallest acceptable sampling window. Within the sampling window, a synchronous input signal must be stable for correct operation.

Outputs \overline{ADS} , W/\overline{R} , D/\overline{C} , M/\overline{IO} , \overline{LOCK} , \overline{BHE} , \overline{BLE} , A23–A1, and HLDA only change at the beginning of phase one. D15–D0 (write cycles) only change at the beginning of phase two. The \overline{READY} , \overline{HOLD} , \overline{BUSY} , \overline{ERROR} , \overline{PEREQ} , \overline{FLT}^* , and D15–D0 (read cycles) inputs are sampled at the beginning of phase one. The \overline{NA} , \overline{INTR} , and \overline{NMI} inputs are sampled at the beginning of phase two.



15022B-030

*Float feature is available in Rev. B0 and later.

Figure 1. Drive Levels and Measurement Points for Switching Characteristics

SWITCHING CHARACTERISTICS over operating rangesSwitching Characteristics at 25 MHz: $V_{CC} = 5 V \pm 10\%$; $T_{CASE} = 0^{\circ}C$ to $100^{\circ}C$

Symbol	Parameter Description	Notes	Ref. Figure	Min	Max	Unit
	Operating Frequency	Half CLK2 freq.		2	25	MHz
1	CLK2 Period		2	20	250	ns
2a	CLK2 High Time	at 2 V	2	7		ns
2b	CLK2 High Time	at ($V_{CC} - 0.8 V$)	2	4		ns
3a	CLK2 Low Time	at 2 V	2	7		ns
3b	CLK2 Low Time	at 0.8 V	2	5		ns
4	CLK2 Fall Time	($V_{CC} - 0.8 V$) to 0.8 V (Note 3)	2		7	ns
5	CLK2 Rise Time	0.8 V to ($V_{CC} - 0.8 V$) (Note 3)	2		7	ns
6	A23–A1 Valid Delay	$C_L = 50 pF$	5	4	17	ns
7	A23–A1 Float Delay	(Note 1)	9	4	30	ns
8	BHE, BLE, LOCK Valid Delay	$C_L = 50 pF$	5	4	17	ns
9	BHE, BLE, LOCK Float Delay	(Note 1)	9	4	30	ns
10	M/IO, D/C, W/R, ADS Valid Delay	$C_L = 50 pF$	5	4	17	ns
11	W/R, M/IO, D/C, ADS Float Delay	(Note 1)	9	4	30	ns
12	D15–D0 Write Data Valid Delay	$C_L = 50 pF$	5	7	23	ns
12a	D15–D0 Write Data Hold Time	$C_L = 50 pF$		2		ns
13	D15–D0 Write Data Float Delay	(Note 1)	9	4	22	ns
14	HLDA Valid Delay	$C_L = 50 pF$	5	4	22	ns
15	NA Setup Time		4	5		ns
16	NA Hold Time		4	3		ns
19	READY Setup Time		4	9		ns
20	READY Hold Time		4	4		ns
21	D15–D0 Read Data Setup Time		4	7		ns
22	D15–D0 Read Data Hold Time		4	5		ns
23	HOLD Setup Time		4	9		ns
24	HOLD Hold Time		4	3		ns
25	RESET Setup Time		10	8		ns
26	RESET Hold Time		10	3		ns
27	NMI, INTR Setup Time	(Note 2)	4	6		ns
28	NMI, INTR Hold Time	(Note 2)	4	6		ns
29	PEREQ, ERROR, BUSY, FLT* Setup Time	(Note 2)	4	6		ns
30	PEREQ, ERROR, BUSY, FLT* Hold Time	(Note 2)	4	5		ns

Notes: *Float feature is available in Rev. B0 and later.

1. Float condition occurs when maximum output current becomes less than I_{LO} in magnitude. Float delay is not 100% tested.
2. These inputs are allowed to be asynchronous to CLK2. The setup and hold specifications are given for testing purposes, to assure recognition within a specific CLK2 period.
3. These are not tested. They are guaranteed by design characterization.

SWITCHING CHARACTERISTICS over operating ranges (continued)

Switching Characteristics at 20 MHz: $V_{CC} = 5 V \pm 10\%$; $T_{CASE} = 0^{\circ}C$ to $100^{\circ}C$

Symbol	Parameter Description	Notes	Ref. Figure	Min	Max	Unit
	Operating Frequency	Half CLK2 freq.		2	20	MHz
1	CLK2 Period		2	25	250	ns
2a	CLK2 High Time	at 2 V	2	8		ns
2b	CLK2 High Time	at ($V_{CC} - 0.8 V$)	2	5		ns
3a	CLK2 Low Time	at 2 V	2	8		ns
3b	CLK2 Low Time	at 0.8 V	2	6		ns
4	CLK2 Fall Time	($V_{CC} - 0.8 V$) to 0.8 V (Note 3)	2		8	ns
5	CLK2 Rise Time	0.8 V to ($V_{CC} - 0.8 V$) (Note 3)	2		8	ns
6	A23–A1 Valid Delay	$C_L = 120 pF$ (Note 4)	9	4	30	ns
7	A23–A1 Float Delay	(Note 1)	9	4	32	ns
8	BHE, BLE, LOCK Valid Delay	$C_L = 75 pF$ (Note 4)	5	4	30	ns
9	BHE, BLE, LOCK Float Delay	(Note 1)	9	4	32	ns
10a	M/IO, D/C Valid Delay	$C_L = 75 pF$ (Note 4)	5	4	28	ns
10b	W/R, ADS Valid Delay	$C_L = 75 pF$ (Note 4)	5	4	26	ns
11	W/R, M/IO, D/C, ADS Float Delay	(Note 1)	9	6	30	ns
12	D15–D0 Write Data Valid Delay	$C_L = 120 pF$ (Note 4)	5	4	38	ns
13	D15–D0 Write Data Float Delay	(Note 1)	9	4	27	ns
14	HLDA Valid Delay	$C_L = 75 pF$ (Note 4)	5	4	28	ns
15	NA Setup Time		4	5		ns
16	NA Hold Time		4	12		ns
19	READY Setup Time		4	12		ns
20	READY Hold Time		4	4		ns
21	D15–D0 Read Data Setup Time		4	9		ns
22	D15–D0 Read Data Hold Time		4	6		ns
23	HOLD Setup Time		4	17		ns
24	HOLD Hold Time		4	5		ns
25	RESET Setup Time		10	12		ns
26	RESET Hold Time		10	4		ns
27	NMI, INTR Setup Time	(Note 2)	4	16		ns
28	NMI, INTR Hold Time	(Note 2)	4	16		ns
29	PEREQ, ERROR, BUSY, FLT* Setup Time	(Note 2)	4	14		ns
30	PEREQ, ERROR, BUSY, FLT* Hold Time	(Note 2)	4	5		ns

Notes: *Float feature is available in Rev. B0 and later.

1. Float condition occurs when maximum output current becomes less than I_{LO} in magnitude. Float delay is not 100% tested.
2. These inputs are allowed to be asynchronous to CLK2. The setup and hold specifications are given for testing purposes, to assure recognition within a specific CLK2 period.
3. These are not tested. They are guaranteed by design characterization.
4. Tested with C_L set at 50 pF and derated to support the indicated distributed capacitive load. See Figures 11–14 for the capacitive derating curve.


SWITCHING CHARACTERISTICS over operating ranges (continued)Switching Characteristics at 16 MHz**: $V_{CC} = 5 V \pm 10\%$; $T_{CASE} = 0^{\circ}C$ to $100^{\circ}C$

Symbol	Parameter Description	Notes	Ref. Figure	Min	Max	Unit
	Operating Frequency	Half CLK2 freq.		2	16	MHz
1	CLK2 Period		2	31	250	ns
2a	CLK2 High Time	at 2 V	2	9		ns
2b	CLK2 High Time	at ($V_{CC} - 0.8 V$)	2	5		ns
3a	CLK2 Low Time	at 2 V	2	9		ns
3b	CLK2 Low Time	at 0.8 V	2	7		ns
4	CLK2 Fall Time	($V_{CC} - 0.8 V$) to 0.8 V (Note 3)	2		8	ns
5	CLK2 Rise Time	0.8 V to ($V_{CC} - 0.8 V$) (Note 3)	2		8	ns
6	A23–A1 Valid Delay	$C_L = 120 pF$ (Note 4)	5	4	36	ns
7	A23–A1 Float Delay	(Note 1)	9	4	40	ns
8	BHE, BLE, LOCK Valid Delay	$C_L = 75 pF$ (Note 4)	5	4	36	ns
9	BHE, BLE, LOCK Float Delay	(Note 1)	9	4	40	ns
10	WR, M/IO, D/C, ADS Valid Delay	$C_L = 75 pF$ (Note 4)	5	4	33	ns
11	WR, M/IO, D/C, ADS Float Delay	(Note 1)	9	6	35	ns
12	D15–D0 Write Data Valid Delay	$C_L = 120 pF$ (Note 4)	5	4	40	ns
13	D15–D0 Write Data Float Delay	(Note 1)	9	4	35	ns
14	HLDA Valid Delay	$C_L = 75 pF$ (Note 4)	5	4	33	ns
15	NA Setup Time		4	5		ns
16	NA Hold Time		4	21		ns
19	READY Setup Time		4	19		ns
20	READY Hold Time		4	4		ns
21	D15–D0 Read Data Setup Time		4	9		ns
22	D15–D0 Read Data Hold Time		4	6		ns
23	HOLD Setup Time		4	26		ns
24	HOLD Hold Time		4	5		ns
25	RESET Setup Time		10	13		ns
26	RESET Hold Time		10	4		ns
27	NMI, INTR Setup Time	(Note 2)	4	16		ns
28	NMI, INTR Hold Time	(Note 2)	4	16		ns
29	PEREQ, ERROR, BUSY, FLT* Setup Time	(Note 2)	4	16		ns
30	PEREQ, ERROR, BUSY, FLT* Hold Time	(Note 2)	4	5		ns

Notes: *Float feature is available in Rev. B0 and later.


**Contact AMD for 16-MHz availability.

1. Float condition occurs when maximum output current becomes less than I_{LO} in magnitude. Float delay is not 100% tested.
2. These inputs are allowed to be asynchronous to CLK2. The setup and hold specifications are given for testing purposes, to assure recognition within a specific CLK2 period.
3. These are not tested. They are guaranteed by design characterization.
4. Tested with C_L set at 50 pF and derated to support the indicated distributed capacitive load. See Figures 11–14 for the capacitive derating curve.



15022B-031


Figure 2. CLK2 Timing



15022B-032

Figure 3. AC Test Circuit


SWITCHING WAVEFORMS



*Float feature is available in Rev. B0 and later.

15022B-033


Figure 4. Input Setup and Hold Timing



15022B-034


Figure 5. Output Valid Delay Timing

SWITCHING WAVEFORMS (continued)




15021B-076

Figure 6. Write Data Valid Delay Timing (20 and 25 MHz)



15021B-077


Figure 7. Write Data Hold Timing (20 and 25 MHz)



15021B-078


Figure 8. Write Data Valid Delay Timing (20 MHz)

SWITCHING WAVEFORMS (continued)




15022B-035

Figure 9. Output Float Delay and HLDA Valid Delay Timing




15022B-036

Figure 10. RESET Setup and Hold Timing and Internal Phase




15022B-037



15022B-038

Figure 11. Typical Output Valid Delay Versus Load Capacitance at Maximum Operating Temperature ($C_L = 120$ pF)

Figure 12. Typical Output Valid Delay Versus Load Capacitance at Maximum Operating Temperature ($C_L = 75$ pF)



Note: This graph will not be linear outside of the C_L range shown.

15022B-039

Figure 13. Typical Output Valid Delay Versus Load Capacitance at Maximum Operating Temperature ($C_L = 50$ pF)




Figure 14. Typical Output Rise Time Versus Load Capacitance at Maximum Operating Temperature