TTL LSI

- Choice of 32 x 8 or 64 x 4 Organization
- Choice of 3-State or Open-Collector Outputs
- PNP Inputs and 12/24mA Outputs
- Full On-Chip Decoding and Fast Chip-Enable Simplify System Design

## PRODUCT PREVIEW

This document contains information on a product under development. Texas Instruments reserves the right to change discontinue this product without notice.

description

These monolithic TTL memories feature Schottky clamping for high performance and a fast chip-select access time to enhance decoding at the system level. A three-state-output version and an open-collector-output version are offered for all three basic configurations. A three-state output offers the convenience of an open-collector output with the speed of a totem-pole output; it can be busconnected to other similar outputs, yet it retains the fast rise time characteristic of the TTL totem-pole output. An open-collector output offers the capability of direct interface with a data line having a passive pull-up.

write cycle

Information to be stored in the memory is written into the selected address (A) location when the chip-select (S) and the read-write (R/W) inputs are low. While the read-write input is low, the memory outputs are off (three-state = Hi-Z, open-collector = high). When a number of outputs are bus-connected, this off state neither loads nor drives the data bus; however, it permits the bus line to be driven by other active outputs or a passive pull-up.

read cycle

Information stored in the memory (see function table for input/output phase relationships) is available at the outputs when the read-write input is high and the chipselect input is low. When the chip-select input is high, the outputs are off.

## **FUNCTION TABLE**

	INP	UTS	OUTPUTS							
FUNCTION	CHIP SELECT	READ- WRITE	'LS216	'LS217	'LS218	'LS316	!LS317	'LS318		
Write	L	L	Z	Z	Z	0ff	0ff	0ff		
Read	L	Н	Data Entered	Data Entered	Data Entered	Data Entered	Data Entered	Data Entered		
Inhibit	н	Х	Z	Z	Z	0ff	0ff	0ff		

H = high level, L = low level, X = irrelevant, Z = high impedance

Please note the configuration of the 'LS217 and 'LS317 features separate input-output (DQ) pins for added convenience.

TYPES SN54LS216, SN54LS217, SN54LS218, SN54LS316, SN54LS317, SN54LS318, SN74LS216, SN74LS217, SN74LS218, SN74LS316, SN74LS317, SN74LS318

256-BIT RANDOM-ACCESS READ/WRITE MEMORIES

DEV	ICE T	TYPE	<u> 0R</u>	GANIZA	TION	<u> </u>	COMMON	I/Ø	OUTPUT TYPE				
'LS	216		64	words	x 4	bits	YES		3-State				
'LS	217		64	words	x 4	bits	NO		3-State				
'LS	218		32	words	х 8	bits	YES		3-State				
'LS	316		64	words	x 4	bits	YES		Open-Collector	r			
'LS	317		64	words	x 4	bits	NO		Open-Collector	r			
¹LS	318		32	words	х 8	bits	YES		Open-Collector	r			
				LS217 3-State			LS218 3-State						
'LS316 O. C. (64 x 4, Common I/0)					'LS317 O. C. (64 x 4, Separate I/Ø)					'LS318 O. C. (32 x 8, Common I/Ø)			
AO	$\frac{\hat{1}}{1}$	16		,		AC		20	_	A0	( 1 C		
			VCC						00		1 1		v <sub>CC</sub>
A1	2	15	DQ3			Al	1	19	D3	A1	2	19	DQ7
A2	3	14	DQ2			A2	3	18	Q3	A2	3	18	DQ6
A3	4	13	DQ1			A3	4	17	D2	A3	4	17	DQ5
A4	5	12	DQ0			A4	. 5	16	Q2	A4	5	16	DQ4
<b>A</b> 5	6	11	<b>5</b> 3			A.	6	15	D1	R∕₩	6	15	DQ3
R/W	7	10	<b>\$</b> 2			R/	ีพี 7	14	Q1	<u>s</u> 1	7	14	DQ2
GND	8	9	Š1			<u>5</u> 1	. 8	13	DO	<del>\$</del> 2	8	13	DQ1
•						Š	9	12	QO	<b>5</b> 3	9	12	DQ0
						Gì	TD 10	11	<u>\$</u> 3	GND	10	11	NC
									<b>J</b>				

NC - No internal connection