

Logic Products

FEATURES

- **Operating Options** — controls 16K or 64K DRAMs
- **8-Bit Refresh Counter** — refresh address generation, clear input, and selectable terminal count (128 or 256) output
- **Row Address Decoder** — four Active Row Address Select (RAS) outputs during refresh
- **On-Chip Latches** — dual 8-bit address latches and RAS decoder latches
- **User-Selectable Refresh Modes** — burst, distributed or transparent
- **3-port, 8-bit address multiplexer with Schottky speed**
- **Non-inverting address for RAS and CAS signal paths**

PRODUCT DESCRIPTION

The Signetics 2964B Dynamic Memory Controller (DMC) provides address multiplexing, refresh address generation, and RAS/CAS control for dynamic RAMs of any data width. The eight-bit address path is designed for 64K DRAMs but can be used equally well with 16K DRAMs. Sixteen address input latches and two row address select latches (for higher order addresses) allow the DMC to control up to 256K words of memory (with 64K DRAMs) by using the internal RAS decoder to select from one-of-four banks of DRAMs.

FUNCTIONAL OPERATION

The Signetics 2964B Dynamic Memory Controller (Figure 1) replaces a dozen MSI devices by grouping several unique

functions. Two 8-bit latches capture and hold the memory address. These latches and a clearable, 8-bit refresh counter feed into an 8-bit, 3-input, Schottky speed MUX, for output to the DRAM address lines.

The 2964B also includes a special RAS decoder and CAS buffer. Placing these functions on the same chip minimizes the time skew between output functions which would otherwise be separate MSI chips, and therefore, allows a faster memory cycle time by the amount of skew eliminated.

The RAS Decoder allows upper addresses to select one-of-four banks of DRAM by determining which bank receives an RAS input. During refresh (RFSH = LOW), the decoder mode is changed to four-of-four and all banks of





Figure 1. Block Diagram of 2964B Dynamic Memory Controller (DMC)

Dynamic Memory Controller

2964B

2964B PACKAGE/PIN DESIGNATIONS



Dynamic Memory Controller

2964B

2964B PACKAGE/PIN DESIGNATIONS (Continued)

PIN NO.	IDENTIFIER	FUNCTION	PIN NO.	IDENTIFIER	FUNCTION
25	RFSH	The Refresh control input. When active LOW, the RFSH input switches the address output multiplexer to output the inverted contents of the 8-bit refresh counter. RFSH LOW also inhibits the CAS buffer and changes the mode of the RAS decoder from one-of-four to four-of-four so that all four RAS decoder outputs, RAS ₀ , RAS ₁ , RAS ₂ and RAS ₃ , go LOW in response to a LOW input at RAS _i . This action refreshes one row address in each of the four RAS decoded memory banks. The refresh counter is advanced at the end of each cycle by the LOW-to-HIGH transition of RFSH or RAS _i (whichever occurs first). In burst mode refresh, RFSH may be held LOW and refresh accompanied by toggling RAS _i .	30	GND	Ground.
			36	LE	The address latch enable input. An active HIGH input at LE causes the two 8-bit address latches and the 2-bit RAS Select input latch to go transparent, accepting new input data. A LOW input on LE latches the input data which meets set-up and hold time requirements.

memory receive an RAS input for refresh in response to an RAS_i active LOW input. CAS is inhibited during refresh.

Burst mode refresh is accomplished by holding RFSH low and toggling RAS_i.

A₁₅ is a dual function input which controls the refresh counter's range. For 64K DRAMs, it is

an address input. For 16K DRAMs, it can be pulled to +12V through 1K to terminate the refresh count at 128 instead of 256.

TRUTH TABLES: RAS OUTPUT FUNCTIONS

RFSH	RAS _i	RSEL ₁	RESEL ₀	RAS ₀	RAS ₁	RAS ₂	RAS ₃
L	H	X	X	H	H	H	H
L	L	X	X	L	L	L	L
H	H	X	X	H	H	H	H
H	L	L	L	L	H	H	H
H	L	L	H	H	L	H	H
H	L	H	L	H	H	L	H
H	L	H	H	H	H	H	L

CAS₀ FUNCTION

RFSH	CAS _i	CAS ₀
H	L	L
H	H	H
L	X	H

ADDRESS OUTPUT FUNCTIONS

MSEL	RFSH	0 ₀ - 0 ₇
H	H	A ₀ - A ₇
L	H	A ₈ - A ₁₅
X	L	Refresh Address

7

Dynamic Memory Controller

2964B

REFRESH ADDRESS COUNTER FUNCTION

A ₁₅	CLR	RFSH	RAS _i	TC	REFRESH COUNT	FUNCTION
X	L	X	X	X	FF _H	Clear counter
X	H		X	X	NC	Output refresh address no change for counter
X	H		L	X	Count - 1	Return to memory cycle mode and decrement counter
X	H	L		X	NC	Output all RAS _i to RAM no change for counter
X	H	L		X	Count - 1	Return RAS _i to HIGH and decrement counter
L or H	H	X	X	L	00 _H	Terminal count for 256 line refresh
+12V*	H	X	X	L	00 _H and 80 _H	Terminal count for 128 line refresh

*Through 1K Ω resistor.

ABSOLUTE MAXIMUM RATINGS (Above which useful life may be impaired)

Storage temperature	-65 to +150°C
Temperature (ambient) under bias	-55 to +125°C
Supply voltage to ground potential	-0.5 to +7.0V
DC voltage applied to outputs for high output state	+0.5V to +V _{CC} MAX
DC input voltage	-0.5 to 5.5V
DC output current, into outputs	30mA
DC input current	-30 to +5.0mA

Dynamic Memory Controller

2964B

DC ELECTRICAL CHARACTERISTICS Commercial: $T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5.0\text{V}$ ($\pm 5\%$), (Min = 4.75V), (Max = 5.25V)

DESCRIPTION	TEST CONDITIONS ¹		2964B			UNIT
			Min	Typ ²	Max	
V _{OH} Output HIGH voltage	V _{CC} = MIN V _{IN} = V _{IH} or V _{IL} I _{OH} = -1mA	$\overline{\text{TC}}$	2.5			V
		Others	3.0			V
V _{OH} Output HIGH voltage	V _{CC} = MIN V _{IN} = V _{IH} or V _{IL} I _{OH} = -15mA	All outputs except $\overline{\text{TC}}$	2.0			V
V _{OL} Output LOW voltage	V _{CC} = MIN V _{IN} = V _{IH} or I _{IL}	All outputs except $\overline{\text{TC}}$, I _{OL} = 16mA			0.5	V
		$\overline{\text{TC}}$, I _{OL} = 8mA			0.5	V
V _{IH} Input HIGH level	Guaranteed input logical HIGH voltage for all inputs		2.0			V
V _{IL} Input LOW level	Guaranteed input logical LOW voltage for all inputs				0.8	V
V _I Input clamp voltage	V _{CC} = MIN, I _{IN} = -18mA				-1.5	V
I _{IL} Input LOW current	V _{CC} = MAX V _{IN} = 0.4V	RAS _i			-3.2	mA
		$\overline{\text{CAS}}_i$, MSEL, RFSH			-1.6	mA
		A ₀ - A ₁₅ , $\overline{\text{CLR}}$ RSEL _{0,1} , LE			-0.4	mA
I _{IH} Input HIGH current	V _{CC} = MAX V _{IN} = 2.7V	RAS _i			100	μA
		$\overline{\text{CAS}}_i$, MSEL, RFSH			50	μA
		A ₀ - A ₁₅ , $\overline{\text{CLR}}$ RSEL _{0,1} , LE			20	μA
I _I Input HIGH current	V _{CC} = MAX V _{IN} = -5.5V V _{CC} = MAX V _{IN} = 5.5V	RAS _i			2.0	mA
		$\overline{\text{CAS}}_i$, MSEL, RFSH			1.0	mA
		A ₀ - A ₁₅ , $\overline{\text{CLR}}$ RSEL _{0,1} , LE			0.1	mA
I _{SC} Output short circuit current	V _{CC} = MAX (note 3)		-40		-100	mA
I _{CC} Power supply current (note 4)	25°C, 5V	Com'l		122		mA
	0 to 70°C				173	mA
	70°C				165	mA
I _T A ₁₅ Enable current	A ₁₅ connected to +12V through 1K Ω \pm 10%				5	mA

NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under DC Electrical Characteristics for the applicable device type.
2. Typical limits are at V_{CC} = 5.0V, 25°C ambient and maximum loading.
3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
4. I_{CC} is worst case when the Address inputs are latched HIGH, the refresh counter is at terminal count (255), RAS_i and $\overline{\text{CAS}}_i$ are HIGH and all other inputs are LOW.

7

Dynamic Memory Controller

2964B

AC ELECTRICAL CHARACTERISTICS

Tables 1 and 2 specify performance characteristics of the Signetics 2964B over the

operating range for capacitive loads of 50 and 150 picofarads, respectively. Note that the minimum specified limits for t_{PW} , t_S , and t_H are for minimum system operating require-

ments and that limits for t_{SKEW} and t_{PD} are guaranteed test limits for the device. All AC parameters are specified at 1.5 volts.

Table 1. Performance Characteristics for Capacitive Loading of 50 Picofarads

PARAMETER — See Figure 2.	DESCRIPTION	$T_A = +25^\circ\text{C}$ $V_{CC} = 5.0\text{V}$	COMMERCIAL		UNIT
			$T_A = 0^\circ\text{C to } +70^\circ\text{C}$ $V_{CC} = 5.0\text{V} \pm 5\%$		
			Typ	Min	
1 t_{PD}	A_i to O_i Delay	14		19	ns
2 t_{PHL}	\overline{RAS}_i to \overline{RAS}_i (RFSH = H)	14		20	ns
3 t_{PHL}	\overline{RAS}_i to \overline{RAS}_i (RFSH = L)	14		20	ns
4 t_{PD}	MSEL to O_i	17	9		ns
5 t_{PD}	MSEL to O_i	17		21	ns
6 t_{PHL}	\overline{CAS}_i to \overline{CAS}_i (RFSH = H)	12		17	ns
7 t_{PHL}	$RSEL_i$ to \overline{RAS}_i (LE = H, $\overline{RAS}_i = L$)	15		20	ns
8 t_{PLH}	\overline{RFSH} to \overline{TC} ($\overline{RAS}_i = L$)	30		40	ns
9 t_{PLH}	\overline{RAS}_i to \overline{TC} (RFSH = L)	25		35	ns
10 t_{PW}	$\overline{RAS}_i = L$ (RFSH = L)	10	50		ns
11 t_{PW}	$\overline{RAS}_i = H$ (RFSH = L)	10	50		ns
12 t_{PD}	\overline{RFSH} to O_i ($\overline{RAS}_i = X$)	17		21	ns
13 t_{PHL}	\overline{RFSH} to \overline{RAS}_i ($\overline{RAS}_i = L$)	19		26	ns
14 t_{PW}	$\overline{CLR} = L$	10	30		ns
15 t_{PLH}	\overline{RFSH} to \overline{CAS}_i ($\overline{RAS}_i = L$, $\overline{CAS}_i = L$, Note 1)	16		21	ns
16 t_{PD}	LE to O_i	25		35	ns
17 t_{PHL}	LE to \overline{RAS}_i	30		40	ns
18 t_{PLH}	\overline{CLR} to \overline{TC}	35		45	ns
19 t_{PLH}	\overline{CLR} to O_i (RFSH = L)	31		44	ns
20 t_S	A_i to LE Set-up time	0	5		ns
21 t_H	A_i to LE Hold time	5	12		ns
22 t_S	$RSEL_i$ to LE Set-up time	0	5		ns
23 t_H	$RSEL_i$ to LE Hold time	10	17		ns
24 t_S	\overline{CLR} Recovery time	10	16		ns
25 t_{SKEW}	O_i to \overline{RAS}_i (RFSH = H, Note 2)	2		5	ns
26 t_{SKEW}	O_i to \overline{CAS}_i (Note 2)	6		8	ns
27 t_{SKEW}	O_i to \overline{RAS}_i (RFSH = L, Note 3)	6		8	ns
28 t_{SKEW}	O_i to \overline{RAS}_i (MSEL = Z, Note 4)	1		5	ns

Dynamic Memory Controller

2964B

AC ELECTRICAL CHARACTERISTICS (Continued)

Table 2. Performance Characteristics for Capacitive Loading of 150 Picofarads

PARAMETER — See Figure 2.	DESCRIPTION	$T_A = +25^\circ\text{C}$ $V_{CC} = 5.0\text{V}$	COMMERCIAL		UNIT
			$T_A = 0^\circ\text{C to } +70^\circ\text{C}$ $V_{CC} = 5.0\text{V} \pm 5\%$		
			Typ	Min	
1 t_{PD}	A_i to O_i Delay	20		25	ns
2 t_{PHL}	\overline{RAS}_i to \overline{RAS}_i ($\overline{RFSH} = H$)	18		24	ns
3 t_{PHL}	\overline{RAS}_i to \overline{RAS}_i ($\overline{RFSH} = L$)	18		24	ns
4 t_{PD}	MSEL to O_i	23	12		ns
5 t_{PD}	MSEL to O_i	23		27	ns
6 t_{PHL}	\overline{CAS}_i to \overline{CAS}_i ($\overline{RFSH} = H$)	17		24	ns
7 t_{PHL}	\overline{RSEL}_i to \overline{RAS}_i ($LE = H$, $\overline{RAS}_i = L$)	19		27	ns
8 t_{PLH}	\overline{RFSH} to \overline{TC} ($\overline{RAS}_i = L$)	34		45	ns
9 t_{PLH}	\overline{RAS}_i to \overline{TC} ($\overline{RFSH} = L$)	32		45	ns
10 t_{PW}	$\overline{RAS}_i = L$ ($\overline{RFSH} = L$)	10	50		ns
11 t_{PW}	$\overline{RAS}_i = H$ ($\overline{RFSH} = L$)	10	50		ns
12 t_{PD}	\overline{RFSH} to O_i ($\overline{RAS}_i = X$)	21		27	ns
13 t_{PHL}	\overline{RFSH} to \overline{RAS}_i ($\overline{RAS}_i = L$)	25		33	ns
14 t_{PW}	$\overline{CLR} = L$	10	30		ns
15 t_{PLH}	\overline{RFSH} to \overline{CAS}_i ($\overline{RAS}_i = L$, $\overline{CAS}_i = L$, Note 1)	21		27	ns
16 t_{PD}	LE to O_i	30		40	ns
17 t_{PHL}	LE to \overline{RAS}_i	34		45	ns
18 t_{PLH}	\overline{CLR} to \overline{TC}	39		55	ns
19 t_{PLH}	\overline{CLR} to O_i ($\overline{RFSH} = L$)	38		50	ns
20 t_S	A_i to LE Set-up time	0	5		ns
21 t_H	A_i to LE Hold time	5	12		ns
22 t_S	\overline{RSEL}_i to LE Set-up time	0	5		ns
23 t_H	\overline{RSEL}_i to LE Hold time	10	17		ns
24 t_S	\overline{CLR} Recovery time	10	16		ns
25 t_{SKEW}	O_i to \overline{RAS}_i ($\overline{RFSH} = H$, Note 2)	3		6	ns
26 t_{SKEW}	O_i to \overline{CAS}_i (note 2)	6		8	ns
27 t_{SKEW}	O_i to \overline{RAS}_i ($\overline{RFSH} = L$, Note 3)	6		9	ns
28 t_{SKEW}	O_i to \overline{RAS}_i ($\overline{MSEL} = \overline{L}$, Note 4)	1		5	ns


NOTES:

- \overline{RFSH} inhibits \overline{CAS}_i during refresh. Specification is for \overline{CAS}_i inhibit time.
- O_i to \overline{RAS}_i ($\overline{RFSH} = \text{HIGH}$) skew is guaranteed maximum difference between fastest \overline{RAS}_i to \overline{RAS}_i delay and slowest A_i to O_i delay within a single device. O_i to \overline{CAS}_i skew is maximum difference between fastest \overline{CAS}_i to \overline{CAS}_i delay and slowest MSEL to O_i delay within a single device. See application section entitled Memory Cycle Timing for correlation to System Timing requirements.
- O_i to \overline{RAS}_i ($\overline{RFSH} = \text{LOW}$) skew is guaranteed maximum difference between fastest \overline{RAS}_i to \overline{RAS}_i delay and slowest \overline{RFSH} to O_i delay within a single device. See application section on Refresh Timing for correlation to system refresh timing requirements.
- O_i to \overline{RAS}_i ($\overline{MSEL} = \overline{L}$) skew is guaranteed maximum difference between fastest MSEL \overline{L} to O_i delay and slowest \overline{RAS}_i to \overline{RAS}_i delay within a single device.

Dynamic Memory Controller

2964B

TIMING DIAGRAM



Dynamic Memory Controller

2964B

MEMORY CYCLE TIMING

The relationship between DMC specifications and system timing requirements are shown in Figure 3. T_1 , T_2 , and T_3 represent the minimum timing requirements at the DMC inputs

to guarantee that DRAM timing requirements are met and that maximum system performance is achieved.


The minimum requirements for T_1 , T_2 , and T_3 are as follows:

$$T_1 \text{MIN} = t_{\text{RAH}} + t_{28}$$

$$T_2 \text{MIN} = t_1 + t_{26} + t_{\text{ASC}}$$

$$T_3 \text{MIN} = t_{\text{ASR}} + t_{25} \text{ where,}$$

t_{RAH} = Row Address Hold Time
 t_{ASC} = Column Address Set-up Time
 t_{ASR} = Row Address Set-up Time




WF109655

Legend

- ⊙ = Guaranteed maximum difference between fastest RAS_i to RAS delay and the slowest A_1 to O_1 delay on any single device.
- ⊙ = Guaranteed maximum difference between fastest CAS_i to $CASO$ delay and the slowest $MSEL$ to O_1 delay on any single device.
- ⊙ = Guaranteed maximum difference between fastest $MSEL$ to O_1 delay and the slowest RAS_i to RAS delay on any single device.

a. Specifications Applicable to Memory Cycle Timing



WF109705

b. Desired System Timing

Figure 3. Memory Cycle Timing

7

Dynamic Memory Controller

2964B

REFRESH CYCLE TIMING



The timing relationships for refresh are shown in Figure 4.

T_4 minimum is calculated as follows:

$$T_4 = t_{ASR} + t_{27}$$

Burst refresh timing is shown in Figure 5.

AC WAVEFORMS



Dynamic Memory Controller

2964B

ORDERING INFORMATION

Commercial:

N2964BN (Plastic)
N2964BI (Ceramic)

PACKAGE DATA

Type: Plastic or Ceramic

Configuration: DIP

Width: 0.6 in.

Length: 2.0 in.

Pin Centers: 0.1 in.

APPLICATIONS

Speed with Minimum Skew

The DMC provides Schottky speed in all of the critical paths. In addition, time skew between the Address, RAS and CAS paths is minimized (and specified) by placing these functions on the same chip. The inclusion of the CAS buffer allows matching of its propagation delay, and also provides the CAS inhibit function during RAS — only refresh.

Input Latches

The eighteen input latches are transparent when LE is HIGH and latch the input data, meeting the set-up and hold time requirements when LE goes LOW. In systems with separate address and data buses, LE may be permanently enabled HIGH.

Refresh Counter

The 8-bit refresh counter provides both 128 and 256 line refresh capability. Refresh con-

trol is external to allow maximum user flexibility. Transparent (hidden), burst, synchronous or asynchronous refresh modes are all possible.

The refresh counter is advanced at the LOW-to-HIGH transition of RFSH (or RASI). This assures a stable counter output for the next refresh cycle. The counter will continue to cycle through 256 addresses unless reset to zero by CLR. This actually causes all output to go HIGH since the output MUX is inverting. (Address inputs to outputs are non-inverting since both the input latches and output MUX are inverting.)

Refresh Terminal Count

The refresh counter also provides a Terminal Count output for burst mode refresh applications. TC normally occurs at count 255 (007 to 07 all LOW when RFSH is LOW). TC can be made to occur at count 127 for 128 line burst mode refresh by pulling A₁₅ up to +12V through a 1K Ω \pm 10% resistor. The counter actually cycles through 256 with TC determined by A₁₅. Otherwise A₁₅ functions as an address input when driven at normal TTL levels.

Three-Input 8-Bit Address Multiplexer

The address MUX is 8-bits wide (for 64K DRAMs) and has three data sources, the lower address input latch (A₀ to A₇), the upper address input latch (A₈ to A₁₅), and the internal refresh counter. The lower address latch is selected when MSEL is HIGH. This is

normally the Row address. The upper address latch is selected when MSEL is LOW. This is normally the Column address. The third source — the refresh counter is selected when RFSH is LOW and overrides MSEL.

When RFSH goes LOW, the MUX selects the refresh counter address and CAS₀ is inhibited. Also, the RAS Decoder function is changed from one-of-four to four-of-four so all RAS outputs RAS₀ – RAS₃ go low to refresh all banks of memory when RASI goes LOW. When RFSH is HIGH, only one RAS output goes low, determined by the RAS Select inputs, RSEL₀ and RSEL₁. In either case the RAS Decoder output timing is controlled by RASI to make sure the refresh count appears at 00₀ – 0₇ before RAS₀ – RAS₃ goes LOW. This assures meeting Row address Set-up time requirement of the DRAM (t_{ASR}).

Maximum Performance System

The typical organization of a maximum performance 16-bit system including Error Detection and Correction is shown in Figure 6. Delay lines provide the most accurate timing and are recommended for RAS, MSEL, and CAS timing in this type of system.

Controlling 16K RAMs or Smaller Systems

16K DRAMs require seven address inputs and 128 line refresh. Also A₀ is often used to designate upper or lower byte transactions in 16-bit systems. These modifications are shown in Figure 7.

Dynamic Memory Controller

2964B





Figure 6. Dynamic Memory Control with Error Detection and Correction



*A₀ controls byte select logic.

Figure 7. Word Organized Memory Using 16K RAMs