

Product Preview

**Octal 3-State Noninverting
 Transparent Latch with
 Readback**
High-Performance Silicon-Gate CMOS


The MC54/74HC7793 consists of eight noninverting transparent latches with read-back. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

These latches appear transparent to data (i.e., the outputs change asynchronously) when Latch Enable and Output Enable are low. Data meeting the setup and hold time is latched when either Latch Enable or Output Enable is high.


The HC7793 can enable its output data back onto its input bus via the I/O port configuration. Output Enable and Latch Enable determine how pins D0/Q0-D7/Q7 are configured. When Output Enable is high and Latch Enable is low, the outputs of the latches are enabled on D0/Q0-D7/Q7, configuring D0/Q0-D7/Q7 as an output bus so that the output data can be read back by the host.

- Output Drive Capability: 10 LSTTL Loads (Q0-Q7)
 15 LSTTL Loads (D0/Q0-D7/Q7)
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 μ A
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A


BLOCK DIAGRAM




MC54/74HC7793



J SUFFIX
 CERAMIC
 CASE 732



N SUFFIX
 PLASTIC
 CASE 738




DW SUFFIX
 SOIC
 CASE 751D

ORDERING INFORMATION

- MC74HCXXXXN Plastic
- MC54HCXXXXJ Ceramic
- MC74HCXXXXDW SOIC

T_A = -55° to 125°C for all packages.
 Dimensions in Chapter 7.

PIN ASSIGNMENT



FUNCTION TABLE

Inputs		Outputs		
Output Enable	Latch Enable	D/Q	D/Q	Q
L	L	L	Input	L
L	L	H	Input	H
L	H	X	Input	Q*
H	L	Output	Q*	Q*
H	H	X	Input	Q*

*Q represents the previous latched state.

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

MC54/74HC7793

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
V _{CC}	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V _{in}	DC Input Voltage (Referenced to GND)	-1.5 to V _{CC} + 1.5	V
V _{out}	DC Input Voltage (Referenced to GND)	-0.5 to V _{CC} + 0.5	V
I _{in}	DC Input Current, per Pin (Pins 1, 11)	±20	mA
I _{out}	DC Output Current, per Pin (Pins 12-19)	±25	mA
I _{I/O}	DC Output Current, per Pin (Pins 2-9)	±35	mA
I _{CC}	DC Supply Current, V _{CC} and GND Pins	±75	mA
P _D	Power Dissipation in Still Air, Plastic or Ceramic DIP† SOIC Package‡	750 500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
T _L	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) (Ceramic DIP)	260 300	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltages higher than the maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND ≤ (V_{in} or V_{out}) ≤ V_{CC}.

Unused inputs must always be tied to an appropriate logic level (e.g., either GND or V_{CC}). Unused outputs must be left open. I/O pins must be connected to a properly terminated line or bus. See Chapter 4 subject listing on page 4-2.

*Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

†Derating — Plastic DIP: -10 mW/°C from 65° to 125°C
Ceramic DIP: -10 mW/°C from 100° to 125°C
SOIC Package: -7 mW/°C from 65° to 125°C

For high frequency or heavy load considerations, see Chapter 4 subject listing on page 4-2.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
V _{CC}	DC Supply Voltage (Referenced to GND)	2.0	6.0	V
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Referenced to GND)	0	V _{CC}	V
T _A	Operating Temperature, All Package Types	-55	+125	°C
t _r , t _f	Input Rise and Fall Time (Figure 1)	V _{CC} = 2.0 V V _{CC} = 4.5 V V _{CC} = 6.0 V	0 0 0	1000 500 400
				ns

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

Symbol	Parameter	Test Conditions	V _{CC} V	Guaranteed Limit			Unit
				25°C to -55°C	≤85°C	≤125°C	
V _{IH}	Minimum High-Level Input Voltage	V _{out} = 0.1 V or V _{CC} - 0.1 V I _{out} ≤ 20 μA	2.0	1.5	1.5	1.5	V
			4.5	3.15	3.15	3.15	
			6.0	4.2	4.2	4.2	
V _{IL}	Maximum Low-Level Input Voltage	V _{out} = 0.1 V or V _{CC} - 0.1 V I _{out} ≤ 20 μA	2.0	0.3	0.3	0.3	V
			4.5	0.9	0.9	0.9	
			6.0	1.2	1.2	1.2	
V _{OH}	Minimum High-Level Output Voltage	V _{in} = V _{IH} or V _{IL} I _{out} ≤ 20 μA	2.0	1.9	1.9	1.9	V
			4.5	4.4	4.4	4.4	
			6.0	5.9	5.9	5.9	
		V _{in} = V _{IH} or V _{IL} I _{out} ≤ 6.0 mA I _{out} ≤ 7.8 mA	4.5	3.98	3.84	3.70	V
			6.0	5.48	5.34	5.20	
			4.5	3.98	3.84	3.70	
		V _{in} = V _{IH} or V _{IL} Pins 12-19 I _{out} ≤ 5.2 mA	6.0	5.48	5.34	5.20	V
			2.0	0.1	0.1	0.1	
			4.5	0.1	0.1	0.1	
V _{OL}	Maximum Low-Level Output Voltage	V _{in} = V _{IH} or V _{IL} I _{out} ≤ 20 μA	6.0	0.1	0.1	0.1	V
			4.5	0.1	0.1	0.1	
			2.0	0.1	0.1	0.1	
		V _{in} = V _{IH} or V _{IL} Pins 2-9 I _{out} ≤ 6.0 mA I _{out} ≤ 7.8 mA	4.5	0.26	0.33	0.40	V
			6.0	0.26	0.33	0.40	
			4.5	0.26	0.33	0.40	
		V _{in} = V _{IH} or V _{IL} Pins 12-19 I _{out} ≤ 5.2 mA	6.0	0.26	0.33	0.40	V
			4.5	0.26	0.33	0.40	
			6.0	0.26	0.33	0.40	
I _{in}	Maximum Input Leakage Current	V _{in} = V _{CC} or GND	6.0	±0.1	±1.0	±1.0	μA
I _{OZ}	Maximum Three-State Leakage Current	Output in High-Impedance State V _{in} = V _{IL} or V _{IH} V _{out} = V _{CC} or GND	6.0	±0.5	±5.0	±10.0	μA
I _{CC}	Maximum Quiescent Supply Current (per Package)	V _{in} = V _{CC} or GND I _{out} = 0 μA	6.0	8	80	160	μA

NOTE: Information on typical parametric values can be found in Chapter 4 subject listing on page 4-2.

MOTOROLA HIGH-SPEED CMOS LOGIC DATA

MC54/74HC793

AC ELECTRICAL CHARACTERISTICS (C_L = 50 pF, Input t_r = t_f = 6 ns)

Symbol	Parameter	V _{CC} V	Guaranteed Limit			Unit
			25°C to -55°C	≤ 85°C	≤ 125°C	
t _{PLH} , t _{PHL}	Maximum Propagation Delay, Input Data to Q (Figures 1 and 5)	2.0 4.5 6.0	150 30 26	190 38 33	225 45 38	ns
t _{PLH} , t _{PHL}	Maximum Propagation Delay, Latch Enable or Output Enable to Q (Figures 2 and 5)	2.0 4.5 → 6.0	175 35 30	220 44 37	265 53 45	ns
t _{PLZ} , t _{PHZ}	Maximum Propagation Delay, Latch Enable or Output Enable to D0/Q0-D7/Q7 (Figures 3 and 6)	2.0 4.5 6.0	150 30 26	190 38 33	225 45 38	ns
t _{PZL} , t _{PZH}	Maximum Propagation Delay, Latch Enable or Output Enable to D0/Q0-D7/Q7 (Figures 3 and 6)	2.0 4.5 6.0	150 30 26	190 38 33	225 45 38	ns
t _{TLH} , t _{THL}	Maximum Output Transition Time, D0/Q0-D7/Q7	2.0 4.5 6.0	60 12 10	75 15 13	90 18 15	ns
t _{TLH} , t _{THL}	Maximum Output Transition Time, Q0-Q7 (Figures 1 and 5)	2.0 4.5 6.0	75 15 13	95 19 16	110 22 19	ns
C _{in}	Maximum Input Capacitance (Pins 1, 11)	—	10	10	10	pF
C _{out}	Maximum I/O Capacitance (I/O in High-Impedance State)	—	15	15	15	pF

NOTES:

- For propagation delays with loads other than 50 pF, see Chapter 4 subject listing on page 4-2.
- Information on typical parametric values can be found in Chapter 4.

C _{PD}	Power Dissipation Capacitance (Per Latch) Used to determine the no-load dynamic power consumption: $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$ For load considerations, see Chapter 4 subject listing on page 4-2.	Typical @ 25°C, V _{CC} = 5.0 V	pF
		TBD	

TIMING REQUIREMENTS (Input t_r = t_f = 6 ns)

Symbol	Parameter	V _{CC} V	Guaranteed Limit			Unit
			25°C to -55°C	≤ 85°C	≤ 125°C	
t _{su}	Minimum Setup Time, Input Data to Latch Enable (Figure 4)	2.0 4.5 → 6.0	100 20 17	125 25 21	150 30 26	ns
t _h	Minimum Hold Time, Latch Enable to Input Data (Figure 4)	2.0 4.5 6.0	5 5 5	5 5 5	5 5 5	ns
t _r , t _f	Maximum Input Rise and Fall Times (Figure 1)	2.0 4.5 6.0	1000 500 400	1000 500 400	1000 500 400	ns

NOTE: Information on typical parametric values can be found in Chapter 4 subject listing on page 4-2.

MC54/74HC793

SWITCHING WAVEFORMS




Figure 1




Figure 2




Figure 3






Figure 4



*Includes all probe and jig capacitance.

Figure 5. Test Circuit




*Includes all probe and jig capacitance.

Figure 6. Test Circuit

MC54/74HC7793

EXPANDED LOGIC DIAGRAM



5