


L4949

MULTIFUNCTION VERY LOW DROP VOLTAGE REGULATOR

ADVANCE DATA


- OPERATING DC SUPPLY VOLTAGE RANGE 5V - 28V
- TRANSIENT SUPPLY VOLTAGE UP TO 40V
- EXTREMELY LOW QUIESCENT CURRENT IN STANDBY MODE
- HIGH PRECISION STANDBY OUTPUT VOLT-AGE 5V±1%
- OUTPUT CURRENT CAPABILITY UP TO 100mA
- VERY LOW DROPOUT VOLTAGE LESS THAN 0.4V
- RESET CIRCUIT SENSING THE OUTPUT VOLTAGE
- PROGRAMMABLE RESET PULSE DELAY WITH EXTERNAL CAPACITOR
- VOLTAGE SENSE COMPARATOR
- THERMAL SHUTDOWN AND SHORT CIR-CUIT PROTECTIONS



DESCRIPTION

The L4949 is a monolithic integrated 5V voltage regulator with a very low dropout output and additional functions as power-on reset and input voltage sense. It is designed for supplying the microcomputer controlled systems especially in automotive applications.

BLOCK DIAGRAM



This is advanced information on a new product now in development or undergoing evaluation. Details are subject to change without notice.

203

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{SDC}	DC Operating Supply Voltage	28	V
V _{STR}	Transient Supply Voltage (T < 1s)	40	
lo	Output Current	Internally Limited	
Vo	Output Voltage	20	V
Isi	Sense Input Current	±1	mA
I _{EN}	Enable Input Current	-1	mA
V _{EN}	Enable Input Voltage	Vs	
V _{RES} , V _{SO}	Output Voltages	20	V
I _{RES} , I _{SO}	Output Currents	5	mA
Vz	Preregulator Output Voltage	7	V
lz	Preregulator Output Current	5	mA
TJ	Junction Temperature	-40 to +150	°C
T _{stg}	Storage Temperature Range	-55 to +150	°C

Note: The circuit is ESD protected according to MIL-STD-883C

THERMAL DATA

Symbol	Description		Minidip	SO-8	Unit
R _{th i-amb}	Thermal Resistance Junction-ambient	Max	100	200	°C/W
TJSD	Thermal Shutdown Junction temperature		16	35	°C _

ELECTRICAL CHARACTERISTICS ($V_S = 14V$; $-40^{\circ}C < T_j < 125^{\circ}C$ unless otherwise specified)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
Vo	Output Voltage	$T_J = 25^{\circ}C; I_O = 1mA$	4.95	5	5.05	V
Vo	Output Voltage	6V < V _{IN} < 28V, 1mA < I _O < 50mA	4.90	5	5.10	V
Vo	Output Voltage	V _{IN} = 35V; T < 1s 1mA < I _O < 50mA			5.50	V
V _{OP}	Dropout Voltage	I _O = 10mA I _O = 50mA I _O = 100mA		0.1 0.2 0.3	0.25 0.4 0.5	V V V
V _{IO}	Input to Output Voltage Difference in Undervoltage Condition	V _{IN} = 4V, I _O = 35mA			0.4	٧
VoL	Line Regulation	$6V < V_{IN} < 28V$; $I_{O} = 1 \text{mA}$			20	mV
Volo	Load Regulation	1mA < l _O < 100mA			30	mV
I _{LIN}	Current Limit	V _O = 4.5V V _O = 0V (note 1)	105	200 50	400	mA mA
lose	Quiescent Current	I _O = 0.3mA; T _J < 100°C		150	260	μΑ
la	Quiescent Current	I _O = 100mA		ļ	5	mA

RESET

V _{BT}	Reset Thereshold Voltage		V _O -0.5V		V
V _{RTH}	Reset Thereshold	50	100	200	mV_

Note 1: Foldback characteristic

2/6 7929237 0051214 301 **11**

This Material Copyrighted By Its Respective Manufacturer

ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
t _{RD}	Reset Pulse Delay	C _T = 100nF; T _R ≥100µs	55	100	180	ms
t _{RR}	Reset Reaction Time	C _T = 100nF	 	5	30	us
V_{RL}	Reset Output Low Voltage	$R_{RES} = 10K\Omega$ to $V_O V_S \ge 3V$			0.4	ν
I _{RH}	Reset Output High Leakage Current				1	μА
V _{CTth}	Delay Comparator Thereshold			2	- '- -	μΑ.
V _{CTth, hy}	Delay Comparator Thereshold Hysteresis			100		mV


SENSE

V _{st}	Sense Low Thereshold		1.16	1.23	1.35	V
V _{sth}	Sense Thereshold Hysteresis		20	100	200	mV
V _{SL}	Sense Output Low Voltage	$V_{SI} \le 1.16V$; $V_S \ge 3V$ $R_{SO} = 10K\Omega$ to V_O			0.4	V
I _{SH}	Sense Output Leakage	V _{SO} = 5V; V _{SI} ≥ 1.5V			1	μА
lsı	Sense Input Current		-1	0.1	1	μА

PREREGULATOR

Vz	Preregulator Output Voltage	$I_Z = 10\mu A$	7		V
lz	Preregulator Output Current		<u> </u>	10	I I A
					μα 1

APPLICATION CIRCUIT



7929237 0051215 248 🖿

3/6 **205**

APPLICATION INFORMATION Supply Voltage Transient

High supply voltage transients can cause a reset output signal disturbation.


For supply voltages greater than 8V the circuit shows a high immunity of the reset output against supply transients of more than $100V/\mu s$.

For supply voltages less than 8V supply transients of more than 0.4V/µs can cause a reset signal disturbation.

To improve the transient behaviour for supply voltages less than 8V a capacitor at pin 3 can be

A capacitor at pin 3 (C3 \leq 1µF) reduces also the output noise.

Figure 1: Foldback Characteristic of Vo



FUNCTIONAL DESCRIPTION

The L4949 is a monolithic integrated voltage regulator, based on the STM modular voltage regulator approch. Several outstanding features and auxiliary functions are implemented to meet the requirements of supplying microprocessor systems in automotive applications. Nevertheless, it is suitable also in other applications where the present functions are required. The modular approach of this device allows to get easily also other features and functions when required.

Voltage Regulator

The voltage regulator uses an Isolated Collector Vertical PNP transistor as a regulating element. With this structure very low dropout voltage at currents up to 100mA is obtained. The dropout operation of the standby regulator is maintained down to 3V input supply voltage. The output voltage is regulated up to the transient input supply voltage of 35V. With this feature no functional interruption due to overvoltage pulses is generated.

The typical curve showing the standby output voltage as a function of the input supply voltage is shown in Fig. 2.

The current consumption of the device (quiescent current) is less than 200µA.

To reduce the quiescent current peak in the undervoltage region and to improve the transient response in this region, the dropout voltage is controlled, the quiescent current as a function of the supply input voltage is shown in Fig. 3.

Preregulator

To improve the transient immunity a preregulator stabilized the internal supply voltage to 7V. This internal voltage is present at Pin 3 (Vz). This voltage should not be used as an output because the output capability is very small ($\leq 10\mu$ A). This output may be used as an option when a better transient behaviour for supply voltages less than 8V is required (see also application note). In this case a capacitor ($100nF-1\mu F$) must be conected between Pin 3 and GND. If this feature is not used Pin 3 must be left open.

Figure 2: Output Voltage vs. Input Voltage





Figure 3: Quiescent Current vs. Supply Voltage



^{4/6} 7929237 0051216 184 ■

Reset Circuit

The block circuit diagram of the reset circuit is shown in Fig. 4. The reset circuit supervises the output voltage. The reset thereshold of 4.5V is defined with the internal reference voltage and standby output drivider.

The reset pulse delay time t_{RD} , is defined with the charge time of an external capacitor C_T :

$$t_{RD} = \frac{C_T \cdot 2V}{2\mu A}$$

The reaction time of the reset circuit originates from the discharge time limitation of the reset capacitor C_T and is proportional to the value of C_T .

The reaction time of the reset circuit increases the noise immunity. Standby output voltage drops


below the reset threshold only a bit longer than the reaction time results in a shorter reset delay time. The nominal reset delay time will be generated for standby output voltage drops longer than approximately 50µs.

The typical reset output waveforms are shown in Fig. 5.

Sense Comparator

The sense comparator compares an input signal with an internal voltage reference of typical 1.23V. The use of an external voltage divider makes this comparator very flexible in the application. It can be used to supervise the input voltage either before or after the protection diode and to give additional informations to the microprocessor like low voltage warnings.

Figure 4



7929237 DD51217 D10 **■**

5/6

Figure 5

