


HIGH SPEED QUAD CMOS OPERATIONAL AMPLIFIERS

- EXCELLENT PHASE MARGIN ON CAPACITIVE LOADS
- SYMMETRICAL OUTPUT CURRENTS
- HIGH GAIN BANDWIDTH PRODUCT
- LOW OUTPUT DYNAMIC IMPEDANCE
- THE TRANSFER FUNCTION IS LINEAR
- PIN TO PIN COMPATIBLE WITH STANDARD QUAD OP-AMPS (TL084 -LM324)
- STABLE AND LOW OFFSET VOLTAGE
- INTERNAL ELECTROSTATIC DISCHARGE (ESD) PROTECTION CIRCUITS
- THREE INPUT OFFSET VOLTAGE SELECTIONS


ORDER CODES

| Part Number | Temperature Range | | Package | |
|--------------|-------------------|---|---------|---|
| | N | D | N | D |
| TS274C/AC/BC | 0°C, +70°C | | ● | ● |
| TS274I/AI/BI | -40°C, +105°C | | ● | ● |
| TS274M/AM/BM | -55°C, +125°C | | ● | ● |

Example : TS274ACN


DESCRIPTION

The TS274 series are low cost, low power quad operational amplifiers designed to operate with single or dual supplies. These operational amplifiers use the SGS-THOMSON silicon gate LIN MOS process giving them an excellent consumption-speed ratio. These series are ideally suited for low consumption applications.

Three power consumptions are available allowing to have always the best consumption-speed ratio :


- $I_{cc} = 10\mu A/\text{amp.}$: TS27L4 (very low power)
- $I_{cc} = 150\mu A/\text{amp.}$: TS27M4 (low power)
- $I_{cc} = 1\text{mA}/\text{amp.}$: TS274 (high speed)

These CMOS amplifiers offer very high input impedance and extremely low input currents. The major advantage versus JFET devices is the very low input currents drift with temperature (see figure 2).

PIN CONNECTIONS (top view)


274-01.EPS

BLOCK DIAGRAM



274-02.EPS

MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
|------------|--|--|------|
| V_{CC}^+ | Supply Voltage - (note 1) | 18 | V |
| V_{id} | Differential Input Voltage - (note 2) | ± 18 | V |
| V_i | Input Voltage - (note 3) | -0.3 to 18 | V |
| I_o | Output Current for $V_{CC}^+ \geq 15V$ | ± 30 | mA |
| I_{in} | Input Current | ± 5 | mA |
| T_{oper} | Operating Free-Air Temperature Range TS274C/AC/BC TS274I/AI/BI TS274M/AM/BM | 0 to +70 -40 to +105 -55 to +125 | °C |
| T_{stg} | Storage Temperature Range | -65 to +150 | °C |

Notes :


1. All voltage values, except differential voltage, are with respect to network ground terminal.
2. Differential voltages are at the non-inverting input terminal with respect to the inverting input terminal.
3. The magnitude of the input and the output voltages must never exceed the magnitude of the positive supply voltage.

OPERATING CONDITIONS

| Symbol | Parameter | Value | Unit |
|------------|---------------------------------|-----------------------|------|
| V_{CC}^+ | Supply Voltage | 3 * to 16 | V |
| V_{icm} | Common Mode Input Voltage Range | 0 to $V_{CC}^+ - 1.5$ | V |

* Selected devices only.

SCHEMATIC DIAGRAM (for 1/4 TS274)



274-03.EPS

■ 7929237 0053208 992 ■

3/6

735

ELECTRICAL CHARACTERISTICS


 $V_{CC^+} = +10V$, $V_{CC^-} = 0V$, $T_{amb} = 25^\circ C$ (unless otherwise specified)

| Symbol | Parameter | TS274C/AC/BC | | | TS274I/AI/BI TS274M/AM/BM | | | Unit |
|-----------------|---|--------------|----------------------|--------------|------------------------------|----------------------|--------------|----------------|
| | | Min. | Typ. | Max. | Min. | Typ. | Max. | |
| V_{IO} | Input Offset Voltage $V_o = 1.4V$, $V_{ic} = 0V$ TS274C/I/M TS274AC/AI/AM TS274BC/BI/BM $T_{min.} \leq T_{amb} \leq T_{max.}$ TS274C/I/M TS274AC/AI/AM TS274BC/BI/BM | | 1.1 0.9 0.25 | 10 5 2 | | 1.1 0.9 0.25 | 10 5 2 | mV |
| DV_{IO} | Input Offset Voltage Drift | | 2 | | | 2 | | $\mu V/C$ |
| I_{IO} | Input Offset Current - (note 1) $V_{ic} = 5V$, $V_o = 5V$ $T_{min.} \leq T_{amb} \leq T_{max.}$ | | 1 | 100 | | 1 | 200 | pA |
| I_{IB} | Input Bias Current - (note 1) $V_{ic} = 5V$, $V_o = 5V$ $T_{min.} \leq T_{amb} \leq T_{max.}$ | | 1 | 150 | | 1 | 300 | pA |
| V_{OH} | High Level Output Voltage $V_{id} = 100mV$, $R_L = 10k\Omega$ $T_{min.} \leq T_{amb} \leq T_{max.}$ | 8.2 8.1 | 8.4 | | 8.2 8 | 8.4 | | V |
| V_{OL} | High Level Output Voltage $V_{id} = -100mV$ | | | 50 | | | 50 | mV |
| A_{vd} | Large Signal Voltage Gain $V_o = 1V$ to $6V$, $R_L = 10k\Omega$, $V_{ic} = 5V$ $T_{min.} \leq T_{amb} \leq T_{max.}$ | 10 7 | 15 | | 10 6 | 15 | | V/mV |
| GBP | Gain Bandwidth Product $A_v = 40dB$, $R_L = 10k\Omega$, $C_L = 100pF$ $f_{in} = 200kHz$ | | 3.5 | | | 3.5 | | MHz |
| CMR | Common Mode Rejection Ratio $V_o = 1.4V$, $V_{ic} = 1V$ to $7.4V$ | 65 | 80 | | 65 | 80 | | dB |
| SVR | Supply Voltage Rejection Ratio $V_{CC^+} = 5V$ to $10V$, $V_o = 1.4V$ | 60 | 70 | | 60 | 70 | | dB |
| I_{CC} | Supply Current (per amplifier) $A_v = 1$, no load, $V_o = 5V$ $T_{min.} \leq T_{amb} \leq T_{max.}$ | | 1000 1500 1600 | | | 1000 1500 1700 | | μA |
| I_o | Output Short Circuit Current $V_{id} = 100mV$, $V_o = 0V$ | 45 | 60 | 85 | 45 | 60 | 85 | mA |
| I_{sink} | Output Sink Current $V_{id} = -100mV$, $V_o = V_{CC}$ | 35 | 45 | 65 | 35 | 45 | 65 | mA |
| SR | Slew-Rate at Unity Gain $R_L = 10k\Omega$, $C_L = 100pF$, $V_i = 3$ to $7V$ | | 5.5 | | | 5.5 | | $V/\mu s$ |
| \emptyset_m | Phase Margin at Unity Gain $A_v = 40dB$, $R_L = 10k\Omega$, $C_L = 100pF$ | | 40 | | | 40 | | Degrees |
| K_{ov} | Overshoot Factor | | 30 | | | 30 | | % |
| e_n | Equivalent Input Noise Voltage $f = 1kHz$, $R_S = 100\Omega$ | | 30 | | | 30 | | nV/\sqrt{Hz} |
| V_{O1}/V_{O2} | Channel Separation | | 120 | | | 120 | | dB |

Note : 1. Maximum values including unavoidable inaccuracies of the industrial test.


TYPICAL CHARACTERISTICS

Figure 1 : Supply Current (each amplifier) versus Supply Voltage




274-04.EPS

Figure 3a : High Level Output Voltage versus High Level Output Current




274-06.EPS

Figure 4a : High Level Output Voltage versus High Level Output Current




274-08.EPS

Figure 2 : Input Bias Current versus Free Air Temperature




274-05.EPS

Figure 3b : High Level Output Voltage versus High Level Output Current



274-07.EPS

Figure 4b : High Level Output Voltage versus High Level Output Current








274-09.EPS

■ 7929237 0053210 540 ■

5/6

737

TYPICAL CHARACTERISTICS (continued)

Figure 5 : Open Loop Frequency Response and Phase Shift**Figure 7 :** Phase Margin versus Supply Voltage**Figure 9 :** Slew Rates versus Supply Voltage**Figure 6 :** Gain Bandwidth Product versus Supply Voltage**Figure 8 :** Phase Margin versus Capacitive Load**Figure 10 :** Input Voltage Noise versus Frequency