


## OCTAL D-TYPE LATCH WITH 3 STATE OUTPUT NON INVERTING

- HIGH SPEED:  $t_{PD} = 6 \text{ ns (TYP.)}$  at  $V_{CC} = 5V$
- LOW POWER DISSIPATION:  
 $I_{CC} = 8 \mu\text{A (MAX.)}$  at  $T_A = 25^\circ\text{C}$
- COMPATIBLE WITH TTL OUTPUTS  
 $V_{IH} = 2V \text{ (MIN)}, V_{IL} = 0.8V \text{ (MAX)}$
- $50\Omega$  TRANSMISSION LINE DRIVING CAPABILITY
- SYMMETRICAL OUTPUT IMPEDANCE:  
 $|I_{OH}| = I_{OL} = 24 \text{ mA (MIN)}$
- BALANCED PROPAGATION DELAYS:  
 $t_{PLH} \cong t_{PHL}$
- OPERATING VOLTAGE RANGE:  
 $V_{CC} \text{ (OPR)} = 4.5V \text{ to } 5.5V$
- PIN AND FUNCTION COMPATIBLE WITH 74 SERIES 373
- IMPROVED LATCH-UP IMMUNITY

### DESCRIPTION

The ACT373 is an advanced high-speed CMOS OCTAL D-TYPE LATCH with 3 STATE OUTPUT NON INVERTING fabricated with sub-micron silicon gate and double-layer metal wiring C<sup>2</sup>MOS technology. It is ideal for low power applications maintaining high speed operation similar to equivalent Bipolar Schottky TTL.

These 8 bit D-Type latch are controlled by a latch enable input (LE) and an output enable input




( $\overline{OE}$ ).

While the LE inputs is held at a high level, the Q outputs will follow the data input precisely or inversely. When the LE is taken low, the Q outputs will be latched precisely or inversely at the logic level of D input data. While the ( $\overline{OE}$ ) input is low, the 8 outputs will be in a normal logic state (high or low logic level) and while high level the outputs will be in a high impedance state.


This device is designed to interface directly High Speed CMOS systems with TTL and NMOS components.

All inputs and outputs are equipped with protection circuits against static discharge, giving them 2KV ESD immunity and transient excess voltage.

### PIN CONNECTION AND IEC LOGIC SYMBOLS



INPUT AND OUTPUT EQUIVALENT CIRCUIT



PIN DESCRIPTION


PIN No	SYMBOL	NAME AND FUNCTION
1	$\overline{OE}$	3 State Output Enable Input (Active LOW)
2, 5, 6, 9, 12, 15, 16, 19	Q0 to Q7	Data Inputs
3, 4, 7, 8, 13, 14, 17, 18	D0 to D7	3 State Outputs
11	LE	Latch Enable Input
10	GND	Ground (0V)
20	V <sub>CC</sub>	Positive Supply Voltage

TRUTH TABLE

$\overline{OE}$	INPUTS			OUTPUTS
	LE	D	Q	
H	X	X	Z	
L	L	X	NO CHANGE *	
L	H	L	L	
L	H	H	H	

X: DON'T CARE  
 Z: HIGH IMPEDANCE  
 \*: Q OUTPUTS ARE LATCHED AT THE TIME WHEN THE LE INPUT IS TAKEN LOW LOGIC LEVEL

LOGIC DIAGRAMS



**ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
$V_{CC}$	Supply Voltage	-0.5 to +7	V
$V_I$	DC Input Voltage	-0.5 to $V_{CC} + 0.5$	V
$V_O$	DC Output Voltage	-0.5 to $V_{CC} + 0.5$	V
$I_{IK}$	DC Input Diode Current	$\pm 20$	mA
$I_{OK}$	DC Output Diode Current	$\pm 20$	mA
$I_O$	DC Output Current	$\pm 50$	mA
$I_{CC}$ or $I_{GND}$	DC $V_{CC}$ or Ground Current	$\pm 400$	mA
$T_{stg}$	Storage Temperature	-65 to +150	$^{\circ}C$
$T_L$	Lead Temperature (10 sec)	300	$^{\circ}C$

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these condition is not implied.

**RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Value	Unit	
$V_{CC}$	Supply Voltage	4.5 to 5.5	V	
$V_I$	Input Voltage	0 to $V_{CC}$	V	
$V_O$	Output Voltage	0 to $V_{CC}$	V	
$T_{op}$	Operating Temperature:	-40 to +85	$^{\circ}C$	
dt/dv	Input Rise and Fall Time (note 1)	$V_{CC} = 4.5 V$	10	ns/V
		$V_{CC} = 5.5 V$	8	

1)  $V_{IN}$  from 0.8 V to 2.0 V

## DC SPECIFICATIONS

Symbol	Parameter	Test Conditions		Value					Unit	
		V <sub>CC</sub> (V)		T <sub>A</sub> = 25 °C			-40 to 85 °C			
				Min.	Typ.	Max.	Min.	Max.		
V <sub>IH</sub>	High Level Input Voltage	4.5	V <sub>O</sub> = 0.1 V or V <sub>CC</sub> - 0.1 V	2.0	1.5		2.0		V	
		5.5		2.0	1.5		2.0			
V <sub>IL</sub>	Low Level Input Voltage	4.5	V <sub>O</sub> = 0.1 V or V <sub>CC</sub> - 0.1 V		1.5	0.8		0.8	V	
		5.5			1.5	0.8		0.8		
V <sub>OH</sub>	High Level Output Voltage	4.5	V <sub>I</sub> (*) = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>O</sub> =-50 μA	4.4	4.49		4.4	V	
		5.5		I <sub>O</sub> =-50 μA	5.4	5.49		5.4		
		4.5		I <sub>O</sub> =-24 mA	3.86			3.76		
		5.5		I <sub>O</sub> =-24 mA	4.86			4.76		
V <sub>OL</sub>	Low Level Output Voltage	4.5	V <sub>I</sub> (*) = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>O</sub> =50 μA		0.001	0.1		V	
		5.5		I <sub>O</sub> =50 mA		0.001	0.1			0.1
		4.5		I <sub>O</sub> =24 mA			0.36			0.44
		5.5		I <sub>O</sub> =24 mA			0.36			0.44
I <sub>I</sub>	Input Leakage Current	5.5	V <sub>I</sub> = V <sub>CC</sub> or GND			±0.1		±1	μA	
I <sub>OZ</sub>	3 State Output Leakage Current	5.5	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> V <sub>O</sub> = V <sub>CC</sub> or GND			±0.5		±5	μA	
I <sub>CCT</sub>	Max I <sub>CC</sub> /Input	5.5	V <sub>I</sub> = V <sub>CC</sub> -2.1 V		0.6			1.5	mA	
I <sub>CC</sub>	Quiescent Supply Current	5.5	V <sub>I</sub> = V <sub>CC</sub> or GND			8		80	μA	
I <sub>OLD</sub>	Dynamic Output Current (note 1, 2)	5.5	V <sub>OLD</sub> = 1.65 V max V <sub>OHD</sub> = 3.85 V min					75	mA	
I <sub>OHD</sub>								-75	mA	

1) Maximum test duration 2ms, one output loaded at time

2) Incident wave switching is guaranteed on transmission lines with impedances as low as 50 Ω.

(\*) All outputs loaded.

**AC ELECTRICAL CHARACTERISTICS** ( $C_L = 50 \text{ pF}$ ,  $R_L = 500 \Omega$ , Input  $t_r = t_f = 3 \text{ ns}$ )


Symbol	Parameter	Test Condition		Value					Unit
		$V_{CC}$ (V)		$T_A = 25 \text{ }^\circ\text{C}$			$-40 \text{ to } 85 \text{ }^\circ\text{C}$		
				Min.	Typ.	Max.	Min.	Max.	
$t_{PLH}$ $t_{PHL}$	Propagation Delay Time LE to Q	5.0 <sup>(*)</sup>			6.0	10.0		11.5	ns
$t_{PLH}$ $t_{PHL}$	Propagation Delay Time D to Q	5.0 <sup>(*)</sup>			5.5	10.0		11.5	ns
$t_{PZL}$ $t_{PZH}$	Output Enable Time	5.0 <sup>(*)</sup>			6.0	9.5		10.5	ns
$t_{PLH}$ $t_{PHL}$	Output Disable Time	5.0 <sup>(*)</sup>			7.0	11.0		12.5	ns
$t_w$	CK Pulse Width, HIGH or LOW	5.0 <sup>(*)</sup>			1.0	7.0		8.0	ns
$t_s$	Setup Time Q to CK HIGH or LOW	5.0 <sup>(*)</sup>			0.5	7.0		8.0	ns
$t_h$	Hold Time Q to CK HIGH or LOW	5.0 <sup>(*)</sup>			0.5	0.0		1.0	ns

(\*) Voltage range is  $5V \pm 0.5V$ **CAPACITIVE CHARACTERISTICS**

Symbol	Parameter	Test Conditions		Value					Unit
		$V_{CC}$ (V)		$T_A = 25 \text{ }^\circ\text{C}$			$-40 \text{ to } 85 \text{ }^\circ\text{C}$		
				Min.	Typ.	Max.	Min.	Max.	
$C_{OUT}$	Output Capacitance	5.0			10				pF
$C_{IN}$	Input Capacitance	5.0			5				pF
$C_{PD}$	Power Dissipation Capacitance (note 1)	5.0			25				pF

1)  $C_{PD}$  is defined as the value of the IC's internal equivalent capacitance which is calculated from the operating current consumption without load. (Refer to Test Circuit). Average operating current can be obtained by the following equation.  $I_{CC(opr)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/n$  (per circuit)


TEST CIRCUIT





TEST	SWITCH
$t_{PLH}$ , $t_{PHL}$	Open
$t_{PZL}$ , $t_{PLZ}$	$2V_{CC}$
$t_{PZH}$ , $t_{PHZ}$	Open

$C_L$  = 50 pF or equivalent (includes jig and probe capacitance)  
 $R_L = R_T$  = 500Ω or equivalent  
 $R_T$  =  $Z_{OUT}$  of pulse generator (typically 50Ω)


**WAVEFORM 1: LE TO Qn PROPAGATION DELAYS, LE MINIMUM PULSE WIDTH, Dn TO LE SETUP AND HOLD TIMES (f=1MHz; 50% duty cycle)**



**WAVEFORM 2: OUTPUT ENABLE AND DISABLE TIMES** ( $f=1\text{MHz}$ ; 50% duty cycle)

**WAVEFORM 3: PROPAGATION DELAY TIME** ( $f=1\text{MHz}$ ; 50% duty cycle)


**SO20 MECHANICAL DATA**

DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A			2.65			0.104
a1	0.10		0.20	0.004		0.007
a2			2.45			0.096
b	0.35		0.49	0.013		0.019
b1	0.23		0.32	0.009		0.012
C		0.50			0.020	
c1	45° (typ.)					
D	12.60		13.00	0.496		0.512
E	10.00		10.65	0.393		0.419
e		1.27			0.050	
e3		11.43			0.450	
F	7.40		7.60	0.291		0.299
L	0.50		1.27	0.19		0.050
M			0.75			0.029
S	8° (max.)					



P013L