# ICM7170/D, ICM7170/W μP-Compatible **Real-Time Clock**



### GENERAL DESCRIPTION

The ICM7170 real-time clock is a microprocessor bus compatible peripheral, fabricated using Intersil's silcon gate CMOS LSI process. An 8-bit bidirectional bus is used for the data I/O circuitry. The clock is set or read by accessing the 8 internal separately addressable and programmable counters from 1/100 seconds to years. The counters are controlled by a pulse train divided down from a crystal oscillator circuit, and the frequency of the crystal is selectable with the on-chip command register. An extremely stable oscillator frequency is achieved through the use of an on-chip regulated power supply.

The device access time (tacc) of 300 ns eliminates the need for any microprocessor wait states or software overhead. Furthermore, the ALE (Address Latch Enable) input is provided for interfacing to microprocessors with a multiplexed address/data bus. With these two special features, the ICM7170 can be easily interfaced to any available microprocessor.

The ICM7170 generates two types of interrupts. The first type is the periodic interrupt (i.e., 100 Hz, 10 Hz, etc.) which can be programmed by the internal interrupt control register to provide 7 different output signals. The second type is the alarm interrupt. The alarm interrupt is set by loading an onchip 51-bit RAM that activates an interrupt output through a comparator. The alarm interrupt occurs when the real time counter and alarm RAM time are equal. A status register is available to indicate the interrupt source.

An on-chip Power-Down Detector eliminates the need for external components to support the battery back-up function. When a power-down or power failure occurs, internal logic switches the on-chip counters to battery back-up operation. Input/output and read/write functions become disabled and operation is limited to time-keeping and interrupt generation, resulting in low power consumption.

Internal latches prevent clock roll-over during a read cycle. Counter data is latched on the chip by reading the 100th-seconds counter and is held indefinitely until the counter is read again, assuring a stable and reliable time value.

- 8-Bit μP Bus Compatible -Multiplexed or Direct Addressing
- Binary Time Data Format Lowers Software Overhead
- Time From 1/100 Seconds to 99 Years
- Software Selectable 12/24 Hour Format
- Latched Time Data Ensures No Roll-Over During Read
- Full Calendar With Automatic Leap Year Correction
- On-Chip Battery Backup Switchover Circuit
- Access Time Less Than 300 ns
- 4 Programmable Crystal Oscillator Frequencies
- On-Chip Alarm Comparator and RAM
- Interrupts From Alarm and 6 Selectable Periodic Intervals
- Standby Micro-Power Operation: 2 μA Typ. at 3.0V with 32 kHz Crystal

### **APPLICATIONS**

- Portable and Personal Computers
- Industrial Control Systems
- Data Logging
- Point of Sale

### ORDERING INFORMATION

Part Number	Temperature	Form	
ICM7170/D	+ 25°C	Dice	
ICM7170/W	+ 25°C	Wafer	

INTERSIL'S SOLE AND EXCLUSIVE WARRANTY OBLIGATION WITH RESPECT TO THIS PRODUCT SHALL BE THAT STATED IN THE WARRANTY ARTICLE OF THE CONDITION OF SALE. THE WARRANTY SHALL BE EXCLUSIVE AND SHALL BE IN LIEU OF ALL OTHER WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR USE.


## ICM7170/D, ICM7170/W

### **ABSOLUTE MAXIMUM RATINGS**


Supply Voltage	8V
Input Voltage (Any Terminal)	
(Note 2)	$_{\rm D}$ + 0.3V to $V_{\rm SS}$ - 0.3V
Operating Temperature	40°C to +85°C
Storage Temperature	_65°C to _ 150°C

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

NOTE 1: Due to the SCR structure inherent in the CMOS process, connecting any terminal at voltages greater than V<sub>DD</sub> or less than V<sub>SS</sub> may cause destructive device latchup. For this reason, it is recommended that no inputs from external sources not operating on the same power supply be applied to the device before its supply is established, and that in multiple supply systems, the supply to the ICM7170 be turned on first.



### **CHIP TOPOGRAPHY**



INTERSIL'S SOLE AND EXCLUSIVE WARRANTY OBLIGATION WITH RESPECT TO THIS PRODUCT SHALL BE THAT STATED IN THE WARRANTY ARTICLE OF THE CONDITION OF SALE. THE WARRANTY SHALL BE EXCLUSIVE AND SHALL BE IN LIEU OF ALL OTHER WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR USE.

NOTE: All typical values have been characterized but are not tested.

# ICM7170/D, ICM7170/W

### 

### **ELECTRICAL CHARACTERISTICS**

DC CHARACTERISTICS  $T_A = 25^{\circ}C$ ,  $V_{DD} = +5V \pm 10\%$ ,  $V_{BACKUP} = V_{DD}$ ,  $V_{SS} = 0V$  unless otherwise specified

Symbol Parameter			Specification			Units	
	Parameter	Test Conditions		Min	Тур	Max	J
√ <sub>DD</sub>	V <sub>DD</sub> Supply Range (32 kHz/4 MHz)			2.6		5.5	V
ISTBY (1)	Standby Current	F <sub>XTAL</sub> = 32 kHz Pins 1-8, 15-22 & 24 = V <sub>DD</sub> V <sub>DD</sub> = V <sub>SS</sub> ; V <sub>BACKUP</sub> = V <sub>DD</sub> - 3.0V			2.0	20	μА
I <sub>STBY</sub> (2)	Standby Current	F <sub>XTAL</sub> = 4 MHz Pins 1-8, 15-22 & 24 = V <sub>DD</sub> V <sub>DD</sub> = V <sub>SS</sub> ; V <sub>BACKUP</sub> = V <sub>DD</sub> - 3.0V			20	150	μΑ
I <sub>DD</sub> (1)	Operating Supply Current	F <sub>XTAL</sub> = 32 kHz Read/Write Operation at 100 Hz			0.3	1.2	mA
I <sub>DD</sub> (2)	Operating Supply Current	F <sub>XTAL</sub> = 32 kHz Read/Write Operation at 1 MHz			1.0	2.0	mA
V <sub>IL</sub>	Input Low Voltage	V <sub>DD</sub> = 4.5V		ļ	<u> </u>	0.8	
VIH	Input High Voltage	V <sub>DD</sub> = 4.5V		3.5	L _	<u> </u>	V
VOL	Output Low Voltage Except INTERRUPT	I <sub>OL</sub> = 1.6 mA			<u> </u>	0.4	<u> </u>
VoH	Output High Voltage Except INTERRUPT	$I_{OH} = 400 \mu A$		2.4			<u>v</u>
IL	Input Leakage Current	$V_{IN} = V_{DD}$ or $V_{SS}$		- 10	0.5	+ 10	μΑ
lor	Tristate Leakage Current (D <sub>0</sub> -D <sub>7</sub> )	$V_0 = V_{DD}$ or $V_{SS}$		-10	0.5	+10	μΑ
VBATTERY	Backup Battery Voltage	F <sub>XTAL</sub> = 1, 2, 4 MHz		2.6		3.2	V
VBATTERY	Backup Battery Voltage	F <sub>XTAL</sub> = 32 kHz			2.0	3.2	<u> </u>
VOL	Output Low Voltage INTERRUPT	$I_{OL} = 1.6  \text{mA}$	INT SOURCE		<u> </u>	0.4	<u> </u>
lor	Leakage Current INTERRUPT	$V_0 = V_{DD}$ or $V_{SS}$	Connected to V <sub>SS</sub>		10	<u> </u>	μA

INTERSIL'S SOLE AND EXCLUSIVE WARRANTY OBLIGATION WITH RESPECT TO THIS PRODUCT SHALL BE THAT STATED IN THE WARRANTY ARTICLE OF THE CONDITION OF SALE.
THE WARRANTY SHALL BE EXCLUSIVE AND SHALL BE IN LIEU OF ALL OTHER WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR USE.

# ICM7170/D, ICM7170/W

## ICM7170/D, ICM7170/W




**AC CHARACTERISTICS**  $T_A = 25^{\circ}C$ ,  $V_{DD} = +5V \pm 10\%$ ,  $D_0 - D_7 \ V_{BACKUP} = V_{DD}$ , Load Capacitance = 150 pF,  $V_{IL} = 0.4V$ ,  $V_{IH} = 3.5V$  unless otherwise specified


Symbol	Parameter	Min	Тур	Max	Units
READ CYCL	E TIMING				
t <sub>rd</sub>	READ to DATA Valid		170	260	ns
tacc	ADDRESS Valid to DATA Valid		200	300	ns
t <sub>cyc</sub>	READ Cycle Time	400			ns
t <sub>rx</sub>	RD High to Bus Tristate		85	120	ns
tas	ADDRESS to READ Set Up Time*		100		ns
t <sub>ar</sub>	ADDRESS HOLD Time after READ*	0			ns
t <sub>ri</sub>	READ pulse width, low*	0.25		9,000*	μs
WRITE CYC	LE TIMING				
t <sub>ad</sub>	ADDRESS Valid to WRITE Strobe	100			ns
t <sub>wa</sub>	ADDRESS Hold Time for WRITE	0			ns
t <sub>wl</sub>	WRITE Pulse Width, Low	100			ns
t <sub>dw</sub>	DATA IN to WRITE Set Up Time	100			ns
t <sub>wd</sub>	DATA IN Hold Time After WRITE	30	10		ns
t <sub>cyc</sub>	WRITE Cycle Time	400			ns
MULTIPLEX	ED MODE TIMING				
t <sub>il</sub>	ALE Pulse Width, High	50			ns
t <sub>al</sub>	ADDRESS to ALE Set Up Time	30			ns
t <sub>la</sub>	ADDRESS Hold Time after ALE	30			ns

<sup>\*</sup>Guaranteed parameter by design (not 100% tested).

INTERSIL'S SOLE AND EXCLUSIVE WARRANTY OBLIGATION WITH RESPECT TO THIS PRODUCT SHALL BE THAT STATED IN THE WARRANTY ARTICLE OF THE CONDITION OF SALE. THE WARRANTY SHALL BE EXCLUSIVE AND SHALL BE IN LIEU OF ALL OTHER WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR USE.



INTERSIL'S SOLE AND EXCLUSIVE WARRANTY OBLIGATION WITH RESPECT TO THIS PRODUCT SHALL BE THAT STATED IN THE WARRANTY ARTICLE OF THE CONDITION OF SALE.
THE WARRANTY SHALL BE EXCLUSIVE AND SHALL BE IN LIEU OF ALL OTHER WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR USE.



INTERSIL'S SOLE AND EXCLUSIVE WARRANTY OBLIGATION WITH RESPECT TO THIS PRODUCT SHALL BE THAT STATED IN THE WARRANTY ARTICLE OF THE CONDITION OF SALE. THE WARRANTY SHALL BE EXCLUSIVE AND SHALL BE IN LIEU OF ALL OTHER WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR USE.

NOTE: All typical values have been characterized but are not tested.