

2.5V / 3.3V ECL/PECL/LVDS Dual Differential 2:1 Multiplexer

The MC100ES6056 is a dual, fully differential 2:1 multiplexer. The differential data path makes the device ideal for multiplexing low skew clock or other skew sensitive signals. Multiple V_{BB} pins are provided.

The V_{BB} pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to V_{BB} as a switching reference voltage. V_{BB} may also rebias AC coupled inputs. When used, decouple V_{BB} and V_{CC} via a 0.01 μ F capacitor and limit current sourcing or sinking to 0.5 mA. When not used, V_{BB} should be left open.


The device features both individual and common select inputs to address both data path and random logic applications.

The 100ES Series contains temperature compensation.

Features

- 360 ps Typical Propagation Delays
- Maximum Frequency > 3 GHz Typical
- PECL Mode Operating Range: $V_{CC} = 2.375$ V to 3.8 V with $V_{EE} = 0$ V
- ECL Mode Operating Range: $V_{CC} = 0$ V with $V_{EE} = -2.375$ V to -3.8 V
- Open Input Default State
- Separate and Common Select
- Q Output Will Default LOW with Inputs Open or at V_{EE}
- V_{BB} Outputs
- LVDS Input Compatible

MC100ES6056



DT SUFFIX
20 LEAD TSSOP PACKAGE
CASE 948E




DW SUFFIX
20 LEAD SOIC PACKAGE
CASE 751D

ORDERING INFORMATION

Device	Package
MC100ES6056DT	TSSOP-20
MC100ES6056DTR2	TSSOP-20
MC100ES6056DW	SO-20
MC100ES6056DWR2	SO-20





Warning: All V_{CC} and V_{EE} pins must be externally connected to Power Supply to guarantee proper operation.

Figure 1. 20-Lead Pinout (Top View) and Logic Diagram

* Input function will default LOW when left open.

Table 1. Pin Description

Pin	Function
D0a* – D1a*	ECL Input Data a
$\overline{D0a}^* - \overline{D1a}^*$	ECL Input Data a Invert
D0b* – D1b*	ECL Input Data b
$\overline{D0b}^* - \overline{D1b}^*$	ECL Input Data b Invert
SEL0* – SEL1*	ECL Indiv. Select Input
COM_SEL*	ECL Common Select Input
V_{BB0}, V_{BB1}	Output Reference Voltage
Q0 – Q1	ECL True Outputs
$\overline{Q0} - \overline{Q1}$	ECL Inverted Outputs
V_{CC}	Positive Supply
V_{EE}	Negative Supply

Table 2. Function Table

SEL0	SEL1	COM_SEL	Q0, $\overline{Q0}$	Q1, $\overline{Q1}$
X	X	H	a	a
L	L	L	b	b
L	H	L	b	a
H	H	L	a	a
H	L	L	a	b

Table 3. General specifications

Characteristics		Value
Internal Input Pulldown Resistor		75 k Ω
Internal Input Pullup Resistor		75 k Ω
ESD Protection	Human Body Model	> 4 kV
	Machine Model	> 400 V
	Charged Device Model	> 2 kV
Thermal Resistance (Junction-to-Ambient)	0 LFPM, 20 TSSOP 500 LFPM, 20 TSSOP	140°C/W 100°C/W
	0 LFPM, 20 SOIC 500 LFPM, 20 SOIC	TBD TBD
Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test		

Table 4. Absolute Maximum Ratings¹

Symbol	Characteristic	Conditions	Rating	Units
V _{SUPPLY}	Power Supply Voltage	Difference between V _{CC} & V _{EE}	3.9	V
V _{IN}	Input Voltage	V _{CC} - V _{EE} ≤ 3.6 V	V _{CC} + 0.3 V _{EE} - 0.3	V
I _{OUT}	Output Current	Continuous Surge	50 100	mA mA
I _{BB}	V _{BB} Sink/Source Current		±0.5	°C
T _A	Operating Temperature Range		-40 to +85	°C
T _{STG}	Storage Temperature Range		-65 to +150	°C

1. Absolute maximum continuous ratings are those maximum values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation at absolute-maximum-rated conditions is not implied.

Table 5. DC Characteristics (V_{CC} = 0 V, V_{EE} = -2.5 V±5% or 3.8 V to -3.135 V; V_{CC} = 2.5 V±5% or 3.135 V to 3.8 V, V_{EE} = 0 V)

Symbol	Characteristics	-40°C			0°C to 85°C			Unit
		Min	Typ	Max	Min	Typ	Max	
I _{EE}	Power Supply Current		30	60		30	60	mA
V _{OH}	Output HIGH Voltage ¹	V _{CC} -1085	V _{CC} -960	V _{CC} -880	V _{CC} -1025	V _{CC} -930	V _{CC} -860	mV
V _{OL}	Output LOW Voltage ¹	V _{CC} -1950	V _{CC} -1695	V _{CC} -1500	V _{CC} -1950	V _{CC} -1705	V _{CC} -1500	mV
V _{IH}	Input HIGH Voltage	V _{CC} -1165		V _{CC} -880	V _{CC} -1165		V _{CC} -880	mV
V _{IL}	Input LOW Voltage	V _{CC} -1810		V _{CC} -1475	V _{CC} -1810		V _{CC} -1475	mV
V _{BB}	Output Reference Voltage	V _{CC} -1380	V _{CC} -1290	V _{CC} -1220	V _{CC} -1380	V _{CC} -1290	V _{CC} -1200	mV
V _{PP}	Differential Input Voltage ²	0.15		1.3	0.15		1.3	V
V _{CMR}	Differential Cross Point Voltage ³	V _{CC} -2.3		V _{CC} -0.8	V _{CC} -2.3		V _{CC} -0.8	V
I _{IH}	Input HIGH Current			150			150	μA
I _{IL}	Input LOW Current	0.5			0.5			μA

1. Output termination voltage V_{TT} = 0V for V_{CC} = 2.5V operation is supported but the power consumption of the device will increase.
2. V_{PP} (DC) is the minimum differential input voltage swing required to maintain device functionality.
3. V_{CMR} (DC) is the crosspoint of the differential input signal. Functional operation is obtained when the crosspoint is within the V_{CMR} (DC) range and the input swing lies within the V_{PP} (DC) specification.

Table 6. AC Characteristics ($V_{CC} = 0\text{ V}$; $V_{EE} = -2.5\text{ V} \pm 5\%$ or -3.8 V to -3.135 V ; $V_{CC} = 2.5\text{ V} \pm 5\%$ or 3.135 V to 3.8 V ; $V_{EE} = 0\text{ V}$)¹

Symbol	Characteristics	-40°C to 85°C			Unit
		Min	Typ	Max	
f_{\max}	Maximum Frequency		> 3		GHz
t_{PLH} , t_{PHL}	Propagation Delay to Output Differential				
	D to Q, \bar{Q}	300	400	500	ps
	SEL to Q, \bar{Q}	300	430	600	ps
	COM_SEL to Q, \bar{Q}	300	490	650	ps
t_{SKEW}	Skew				
	Output-to-Output ² Part-to-Part		10	50 200	ps ps
t_{JITTER}	Cycle-to-Cycle Jitter RMS (1σ)			1	ps
V_{PP}	Minimum Input Swing	200	800	1200	mV
V_{CMR}	Differential Cross Point Voltage	$V_{CC}-2.1$		$V_{CC}-1.1$	V
t_r / t_f	Output Rise/Fall Time (20%–80%)	70	120	230	ps

1. Measured using a 750 mV source, 50% duty cycle clock source. All loading with 50Ω to $V_{CC}-2.0\text{ V}$.
2. Skew is measured between outputs under identical transitions. Duty cycle skew is defined only for differential operation when the delays are measured from the cross point of the inputs to the cross point of the outputs.




Figure 2. Typical Termination for Output Driver and Device Evaluation

Marking Notes:

Device Nomenclature	20-Lead TSSOP Marking	20-Lead SOIC W/B Marking
MC100ES6056DT	6056	
MC100ES6056DW		MC100ES6056

Trace Code Identification for 20 SOIC: AWLYYWW

- “A” – The First character indicates the Assembly location.
- “WL” – The Second & Third characters indicate the Source Wafer Lot Tracking Code.
- “YY” – The Fourth & Fifth characters indicate the Year device was assembled.
- “WW” – The Sixth & Seventh characters indicate the Work Week device was assembled.

Trace Code Identification for 20 TSSOP: ALYW

- “A” – The First character indicates the Assembly location.
- “L” – The Second character indicates the Source Wafer Lot Tracking Code.
- “Y” – The Third character indicates the “ALPHA CODE” of the year device was assembled.
- “W” – The Fourth character indicates the “ALPHA CODE” of the Work Week device was assembled.

The “Y” Year ALPHA CODES

Year	Month	Work Week Code
A = 2003	FIRST 6 MONTHS	WW01 – WW26
B = 2003	SECOND 6 MONTHS	WW27 – WW52
C = 2004	FIRST 6 MONTHS	WW01 – WW26
D = 2004	SECOND 6 MONTHS	WW27 – WW52
E = 2005	FIRST 6 MONTHS	WW01 – WW26
F = 2005	SECOND 6 MONTHS	WW27 – WW52
G = 2006	FIRST 6 MONTHS	WW01 – WW26
H = 2006	SECOND 6 MONTHS	WW27 – WW52
I = 2007	FIRST 6 MONTHS	WW01 – WW26
J = 2007	SECOND 6 MONTHS	WW27 – WW52
K = 2008	FIRST 6 MONTHS	WW01 – WW26
L = 2008	SECOND 6 MONTHS	WW27 – WW52
M = 2009	FIRST 6 MONTHS	WW01 – WW26
N = 2009	SECOND 6 MONTHS	WW27 – WW52
O = 2010	FIRST 6 MONTHS	WW01 – WW26
P = 2010	SECOND 6 MONTHS	WW27 – WW52
Q = 2011	FIRST 6 MONTHS	WW01 – WW26
R = 2011	SECOND 6 MONTHS	WW27 – WW52
S = 2012	FIRST 6 MONTHS	WW01 – WW26
T = 2012	SECOND 6 MONTHS	WW27 – WW52
U = 2013	FIRST 6 MONTHS	WW01 – WW26
V = 2013	SECOND 6 MONTHS	WW27 – WW52
W = 2014	FIRST 6 MONTHS	WW01 – WW26
X = 2014	SECOND 6 MONTHS	WW27 – WW52
Y = 2015	FIRST 6 MONTHS	WW01 – WW26
Z = 2015	SECOND 6 MONTHS	WW27 – WW52

The “W” Work Week ALPHA CODES

1st 6 Months (WW01 – WW26)	2nd 6 Months (WW27 – WW52)
A = WW01	A = WW27
B = WW02	B = WW28
C = WW03	C = WW29
D = WW04	D = WW30
E = WW05	E = WW31
F = WW06	F = WW32
G = WW07	G = WW33
H = WW08	H = WW34
I = WW09	I = WW35
J = WW10	J = WW36
K = WW11	K = WW37
L = WW12	L = WW38
M = WW13	M = WW39
N = WW14	N = WW40
O = WW15	O = WW41
P = WW16	P = WW42
Q = WW17	Q = WW43
R = WW18	R = WW44
S = WW19	S = WW45
T = WW20	T = WW46
U = WW21	U = WW47
V = WW22	V = WW48
W = WW23	W = WW49
X = WW24	X = WW50
Y = WW25	Y = WW51
Z = WW26	Z = WW52

20 TSSOP Tracecode Marking Example:

5ABR

|||

5||| = Assembly Location

|||

A||| = First Lot Assembled of this device in the designated Work Week

||


B|| = 2003 Second 6 Months, WW27 – WW52

|

R = WW44 of 2003

PACKAGE DIMENSIONS

DT SUFFIX
20 LEAD TSSOP PACKAGE
CASE 948E-02
ISSUE A




- NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: MILLIMETER.
 3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
 4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
 5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
 6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
 7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	6.40	6.60	0.252	0.260
B	4.30	4.50	0.169	0.177
C	---	1.20	---	0.047
D	0.05	0.15	0.002	0.006
F	0.50	0.75	0.020	0.030
G	0.65 BSC		0.026 BSC	
H	0.27	0.37	0.011	0.015
J	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
K	0.19	0.30	0.007	0.012
K1	0.19	0.25	0.007	0.010
L	6.40 BSC		0.252 BSC	
M	0"	8"	0"	8"

PACKAGE DIMENSIONS

DW SUFFIX
20 LEAD SOIC PACKAGE
CASE 751D-06
ISSUE H



NOTES:

1. DIMENSIONS ARE IN MILLIMETERS.
2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
3. DATUMS A AND B TO BE DETERMINED AT THE PLANE WHERE THE BOTTOM OF THE LEADS EXIT THE PLASTIC BODY.
4. THIS DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSION OR GATE BURRS. MOLD FLASH, PROTRUSION OR GATE BURRS SHALL NOT EXCEED 0.15 MM PER SIDE. THIS DIMENSION IS DETERMINED AT THE PLANE WHERE THE BOTTOM OF THE LEADS EXIT THE PLASTIC BODY.
5. THIS DIMENSION DOES NOT INCLUDE INTER-LEAD FLASH OR PROTRUSIONS. INTER-LEAD FLASH AND PROTRUSIONS SHALL NOT EXCEED 0.25 MM PER SIDE. THIS DIMENSION IS DETERMINED AT THE PLANE WHERE THE BOTTOM OF THE LEADS EXIT THE PLASTIC BODY.
6. THIS DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE WIDTH TO EXCEED 0.62 MM.

Information in this document is provided solely to enable system and software implementers to use Motorola products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part.

MOTOROLA and the Stylized M Logo are registered in the US Patent and Trademark Office. All other product or service names are the property of their respective owners.

© Motorola, Inc. 2004

HOW TO REACH US:

USA/EUROPE/LOCATIONS NOT LISTED:
Motorola Literature Distribution
P.O. Box 5405, Denver, Colorado 80217
1-800-521-6274 or 480-768-2130

JAPAN: Motorola Japan Ltd.; SPS, Technical Information Center
3-20-1 Minami-Azabu, Minato-ku, Tokyo 106-8573, Japan
81-3-3440-3569

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Centre
2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong
852-26668334

HOME PAGE: <http://motorola.com/semiconductors>

**MOTOROLA****MC100ES6056**

**For More Information On This Product,
Go to: www.freescale.com**