Advance Information

## MC33099

Order Number: MC33099/D

Rev. 2, 06/2001

## Alternator Voltage Regulator

The MC33099 is specifically designed for regulation of an automotive system voltage using diode rectified alternator charging systems commonly found in automotive applications. The MC33099 provides either an analog or digital duty cycle control of an ON/OFF ratio of an alternator field current at a fixed frequency. This provides for a Load Response Control (LRC) of the alternator field current at low engine RPM to eliminate engine speed hunting and vibration due to abrupt torque loading of the engine when a sudden electrical load is applied to the system. Four LRC rates are selectable using a combination of Pins 7 and 8 being connected to ground.

The MC33099 provides a regulated voltage feedback system to activate the alternator field current in response to system load current. The system voltage is monitored and level shifted using internal resistor voltage dividers, to compared the level shifted system voltage to an internal voltage ramp referenced to a bandgap reference voltage. The MC33099 regulates the system voltage to 14.8 V by generating a Pulse Width Modulation (PWM) voltage waveform at the gate of an external MOSFET to provide an average alternator field coil current as a function of the internal voltage comparison.

- Provides High Side MOSFET Control of a Ground Referenced Field Winding
- Forced Load Response Control (LRC) at Low Engine RPM Due to Abrupt System Load Currents
- Four User Programmable LRC Rates From 1.8 Seconds to 7.4 Seconds
- LRC Response During Initial Start
- Regulation Voltage Range is ±0.1V at a 14.8 V Regulation Voltage @ 25°C
- <0.1 V Variation Over Engine Speed Range From 2000 to 10,000 RPM</li>
- <0.2 V Variation Over 10% to 95% of Maximum Alternator Field Current</li>
- Minimum Duty Cycle of 3.1% for System Load Currents as Low as 1.0 A.
- PWM Fixed Operating Frequency of 395 Hz
- Internal Level Shifting of External System Voltages
- Internal Lamp Driver with Short Circuit, Current Limit, Thermal Limit and Load Dump Protection
- Fault Protection for a Field Short to Ground
- Load Dump Protection of Lamp Driver, Field Control Devices, and Loads
- Fault Detection of Undervoltage, Overvoltage, Phase Loss (Lose or Broken Belt) and High Remote Sense Resistance (lose or corroded sense wire)
- Controlled MOSFET and Field Flyback Diode Recovery Characteristics for Minimum RFI
- <1.5 mA Standby Current From Battery @ 25°C</li>
- <2.5 mA Standby Current From Battery @125°C</li>

### ALTERNATOR VOLTAGE REGULATOR

SEMICONDUCTOR **TECHNICAL DATA** 



**DW SUFFIX** PLASTIC PACKAGE CASE 751G (SO-16W)


### **PIN CONNECTIONS** 16 Source Gate 15 Phase **Battery** Gnd 14 N.C. 13 Phase Filter Lamp Drain 12 LRC Test Lamp Gate 11 N.C. Ignition LRC2 10 Remote 9 AGnd LRC1 (Top View)

#### ORDERING INFORMATION

Device	Operating Temperature Range	Package	
PC33099DW	$T_A = -40^{\circ}C \text{ to } 125^{\circ}C$	SO-16W	

This document contains information on a new product. Specifications and information herein are subject to change without notice.





#### **MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Power Supply Voltage	V <sub>bat</sub>	24	V
Load Dump Transient Voltage (Note 1)	+V <sub>max</sub>	40	V
Negative Voltage (Note 2)	–V <sub>min</sub>	-2.5	V
Power Dissipation and Thermal Characteristics			
Maximum Power Dissipation @ T <sub>A</sub> = 125°C	$P_{D}$	640	mW
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	85	°C/W
Operating Junction Temperature	TJ	150	°C
Operating Ambient Temperature Range	T <sub>A</sub>	-40 to 125	°C
Storage Temperature Range	T <sub>stg</sub>	-45 to 150	°C
ESD Voltage			
Human Body Model	V <sub>ESD1</sub>	2000	V
Machine Model (Note 1)	V <sub>ESD2</sub>	200	V

NOTE: 1. ESD2 voltage capability of phase filter pin is greater than 150V; All other device pins are as indicated.

### ELECTRICAL CHARACTERISTICS ( $T_A = 25^{\circ}C$ unless otherwise noted)


Characteristic	Symbol	Min	Тур	Max	Unit
DC CHARACTERISTICS			•		•
Regulation Voltage @ 50% Duty Cycle ( $V_{rem} = V_{set}$ , or $V_{rem} < V_{Trem}$ )	V <sub>set</sub>	14.55	14.8	15.05	V
Regulation Voltage Range (10% < DC < 95%)	dVset	-	210	300	mV
Regulation Voltage Temperature Coefficient (TC) ( $V_{rem} = V_{bat}$ or $V_{rem} < V_{Trem}$ )	TC(V <sub>set</sub> )	-13	-11	-9.0	mV/°C
Power Up/Down IGN Threshold Voltage	$V_{Tign}$	0.9	1.25	1.6	V
Operating Drain Current (Ignition ON) ( $V_{ign} > V_{Tign}$ , $V_{rem} = V_{ph} = V_{set}$ ) $T_A = 25^{\circ}C$ $-40^{\circ}C < T_A < 125^{\circ}C$	I <sub>Q1(on)</sub> I <sub>Q2(on)</sub>	_ _	6.5 6.5	8.0 8.4	mA
Standby Drain Current (Ignition OFF) ( $V_{ign} < V_{Tign}$ , $V_{ph} = 0$ V, $V_{rem} = V_{bat} = 12.6$ V) $T_A = 25^{\circ}C$ $-40^{\circ}C < T_A < 125^{\circ}C$	I <sub>Q1(off)</sub> I <sub>Q2(off)</sub>	_ _	0.6 1.0	1.5 3.2	mA
Remote Loss Voltage Threshold	V <sub>Trem</sub>	4.2	4.5	4.8	V
Phase Detection Threshold Voltage	$V_{Tph}$	3.75	4.0	4.25	V
Undervoltage Threshold Voltage	$V_{Tuv}$	10.9	11.35	11.6	V
Overvoltage Threshold Voltage (1.125 V <sub>set</sub> )	V <sub>Tov</sub>	16.15	16.65	17.15	V
Overvoltage Threshold Voltage TC = 1.125 (TC <sub>Vset</sub> )	TC(V <sub>Tov</sub> )	-	-12.4	_	mV/°C
Load Dump Threshold Voltage = 1.3 V <sub>set</sub>	V <sub>Tld</sub>	18.9	19.25	19.8	V
Load Dump Threshold Voltage TC = 1.3 (TC(V <sub>set</sub> ))	TC(V <sub>Tld</sub> )	-	-14.3	_	mV/°C
Secondary Regulation = 1.25 V <sub>set</sub> (V <sub>Trem</sub> < V <sub>rem</sub> < (V <sub>set</sub> - 1.5 V)	V <sub>set2</sub>	18.0	18.5	18.8	V
Secondary Regulation TC = 1.25 (TC(V <sub>set</sub> ))	TC(V <sub>set2</sub> )	-	-13.4	_	mV/°C
Secondary Load Dump Threshold Voltage = 1.3 V <sub>set2</sub>	V <sub>Tld2</sub>	23.5	24	25	V
Secondary Load Dump Threshold Voltage TC = 1.625 (TC(V <sub>set</sub> ))	TC(V <sub>Tld2</sub> )	_	-17.9	-	mV/°C
Lamp Drain Short Circuit Threshold Voltage	V <sub>Tdsc</sub>	1.8	2.25	2.85	V
Lamp Drain Short Circuit Current	I <sub>dsc</sub>	2.0	2.5	3.0	Amps
Lamp Drain ON Voltage (I <sub>lamp</sub> = 0.4 A)	V <sub>d(sat)</sub>	-	0.3	2.5	V
Lamp Drain-to-Gate Clamping Voltage	V <sub>dg</sub>	-	48.48	55	V
Lamp Gate Override Resistance	R <sub>lg</sub>	_	4.6	_	kΩ

### ELECTRICAL CHARACTERISTICS ( $T_A = 25^{\circ}C$ unless otherwise noted)

$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Characteristic	Symbol	Min	Тур	Max	Unit
	Lamp Driver Thermal Shutdown Temperature Limit	T <sub>Lim</sub>	_	185	-	°C
Gate Drive Gate—to–Source Clamping Voltage $V_{gs}$ 10         12         15 $V$ Minimum Charge Pump Gate Drive Voltage ( $V_{bat} = V_{source} = V_{seit}$ ) $V_{g(min)}$ 21.5         23.4 $ V$ Source Short Circuit Threshold Voltage $V_{fasc}$ 1.85         2.3         2.75 $V$ Remote Input Resistance ( $V_{fem} = V_{seit}$ ) $R_{fem}$ $-$ 68 $ k\Omega$ Phase Input Resistance ( $V_{fem} = V_{seit}$ ) $R_{fem}$ $-$ 60 $ k\Omega$ IgN Input Pull down Current ( $V_{lig} = 1.25 V$ ) $I_{lign}$ 40         73         90 $\mu$ A           LRC Input Current ( $V_{lig} = 0.125 V$ ) $I_{lign}$ 40         73         90 $\mu$ A           LRC Input Current ( $V_{lig} = 0.125 V$ ) $I_{lign}$ 40         73         90 $\mu$ A           LRC Input Current ( $V_{lig} = 0.125 V$ ) $I_{lign}$ 40         73         90 $\mu$ A           LRC Input Current ( $V_{lig} = 0.125 V$ ) $I_{lign}$ 40         73         90 $\mu$ A           LRC Input Current ( $V_{lig} = 0.125 V$ ) $I_{lign} = 0.125 V$ <t< td=""><td>Gate Drive Source Current</td><td>I<sub>pu</sub></td><td>240</td><td>300</td><td>340</td><td>μΑ</td></t<>	Gate Drive Source Current	I <sub>pu</sub>	240	300	340	μΑ
Minimum Charge Pump Gate Drive Voltage (V <sub>bat</sub> = V <sub>source</sub> = V <sub>g(min)</sub>   21.5   23.4   - V   V   V   V   V   V   V   V   V	Gate Drive Sink Current	I <sub>pd</sub>	400	480	.560	μΑ
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Gate Drive Gate-to-Source Clamping Voltage	V <sub>gs</sub>	10	12	15	V
Remote Input Resistance ( $V_{rpm} = V_{set}$ ) $R_{rpm}$ $ 68$ $ k\Omega$ Phase Input Resistance ( $V_{ph} = V_{set}$ ) $R_{ph}$ $ 60$ $ k\Omega$ IGN Input Pull down Current ( $V_{ign} = 1.25 \text{ V}$ ) $I_{ign}$ $40$ $73$ $90$ $\mu A$ LRC Input Current ( $V_{irc} = 0 \text{ V}$ ) $I_{ign}$ $40$ $73$ $90$ $\mu A$ AC AND SWITCHING CHARACTERISTICS $V_{ign}$ <td< td=""><td></td><td><math>V_{g(min)}</math></td><td>21.5</td><td>23.4</td><td>_</td><td>V</td></td<>		$V_{g(min)}$	21.5	23.4	_	V
Phase Input Resistance ( $V_{ph} = V_{sel}$ ) $R_{ph}$ $ 60$ $ k\Omega$ IGN Input Pull down Current ( $V_{ign} = 1.25 \text{ V}$ ) $I_{ign}$ $40$ $73$ $90$ $\mu A$ LRC Input Current ( $V_{irc} = 0 \text{ V}$ ) $I_{irc}$ $35$ $45$ $55$ $\mu A$ AC AND SWITCHING CHARACTERISTICS           Duty Cycle Regulation Output Frequency ( $f_{0sc}/256$ ) $f_{dc}$ $357$ $395$ $434$ $Hz$ Duty Cycle Regulation Output Frequency ( $f_{0sc}/256$ ) $f_{dc}$ $357$ $395$ $434$ $Hz$ Phase Rotation Detection Frequency ( $f_{0sc}/256$ ) $f_{dc}$ $357$ $395$ $434$ $Hz$ Duty Cycle Regulation Output Frequency ( $f_{0sc}/256$ ) $f_{dc}$ $357$ $395$ $434$ $Hz$ Low/Hold Frequency ( $f_{0sc}/256$ ) $f_{dc}$ $357$ $395$ $434$ $Hz$ Low/Hold Frequency ( $f_{0sc}/256$ ) $f_{dc}$ $357$ $395$ $434$ $Hz$ Duty Cycle ( $f_{0sc}/256$ ) $f_{0c}/256$	Source Short Circuit Threshold Voltage	V <sub>Tssc</sub>	1.85	2.3	2.75	V
IGN Input Pull down Current ( $V_{ign} = 1.25  V$ ) $I_{ign}$ 40       73       90       μA         LRC Input Current ( $V_{irc} = 0  V$ ) $I_{irc}$ 35       45       55       μA         AC AND SWITCHING CHARACTERISTICS         Duty Cycle Regulation Output Frequency ( $f_{oso}/256$ ) $f_{dc}$ 357       395       434       Hz         Phase Rotation Detection Frequency       f1       44.28       49       53.8       Hz         Low/High RPM Transition Phase Frequency       f2       267.5       296       325       Hz         Gate Duty Cycle at Startup and WOT ( $f_{ph} > f2$ )       DC $f_{start}$ 30       31.25       34.5       %         Minimum Gate LRC Duty Cycle ( $f_{ph} < f2$ )       DC $f_{start}$ 30       31.25       34.5       %         Minimum Gate Duty Cycle ( $f_{ph} < f2$ )       DC $f_{start}$ 29       31.25       33.5       %         Minimum Gate Duty Cycle ( $f_{ph} < f2$ )       DC $f_{start}$ 29       31.25       33.5       %         Minimum Gate Duty Cycle ( $f_{ph} < f2$ )       DC $f_{start}$ 29       31.25       33.5       %         LRC1 at Gate Duty Cycle ( $f_{ph} < f2$ )       Rircl       9.31       -       3.7       - <t< td=""><td>Remote Input Resistance (V<sub>rem</sub> = V<sub>set</sub>)</td><td>R<sub>rem</sub></td><td>_</td><td>68</td><td>-</td><td>kΩ</td></t<>	Remote Input Resistance (V <sub>rem</sub> = V <sub>set</sub> )	R <sub>rem</sub>	_	68	-	kΩ
LRC Input Current ( $V_{Irc} = 0$ V) $I_{Irc}$ 35         45         55         μA           AC AND SWITCHING CHARACTERISTICS           Duty Cycle Regulation Output Frequency ( $f_{csc}/256$ ) $f_{dc}$ 357         395         434         Hz           Phase Rotation Detection Frequency         f1         44.28         49         53.8         Hz           Low/High RPM Transition Phase Frequency         f2         267.5         296         325         Hz           Gate Duty Cycle at Startup and WOT ( $f_{ph} > f2$ )         DC <sub>start</sub> 30         31.25         34.5         %           Minimum Gate LRC Duty Cycle ( $f_{ph} < f2$ )         DC <sub>(LRC)min</sub> 29         31.25         33.5         %           Minimum Gate Duty Cycle ( $f_{ph} < f2$ )         DC <sub>(LRC)min</sub> 29         31.25         33.5         %           Minimum Gate Duty Cycle ( $f_{ph} < f2$ )         DC <sub>(LRC)min</sub> 29         31.25         33.5         %           Minimum Gate Duty Cycle ( $f_{ph} < f2$ )         DC <sub>(LRC)min</sub> 29         31.25         33.5         %           Minimum Gate Duty Cycle ( $f_{ph} < f2$ )         DC <sub>(LRC)min</sub> 29         31.25         33.5         %           Minimum Gate Duty Cycle ( $f_{ph} < f2$ )         DC <sub>(LRC</sub>	Phase Input Resistance (V <sub>ph</sub> = V <sub>set</sub> )	R <sub>ph</sub>	-	60	-	kΩ
AC AND SWITCHING CHARACTERISTICS           Duty Cycle Regulation Output Frequency (f <sub>osc</sub> /256)         f <sub>dc</sub> 357         395         434         Hz           Phase Rotation Detection Frequency         f1         44.28         49         53.8         Hz           Low/High RPM Transition Phase Frequency         f2         267.5         296         325         Hz           Gate Duty Cycle at Startup and WOT (f <sub>ph</sub> > f2)         DC <sub>start</sub> 30         31.25         34.5         %           Minimum Gate LRC Duty Cycle (f <sub>ph</sub> < f2)	IGN Input Pull down Current (V <sub>ign</sub> = 1.25 V)	I <sub>ign</sub>	40	73	90	μΑ
Duty Cycle Regulation Output Frequency (fosc/256)   fdc   357   395   434   Hz	LRC Input Current (V <sub>Irc</sub> = 0 V)	I <sub>Irc</sub>	35	45	55	μΑ
Phase Rotation Detection Frequency         f1         44.28         49         53.8         Hz           Low/High RPM Transition Phase Frequency         f2         267.5         296         325         Hz           Gate Duty Cycle at Startup and WOT (fph > f2)         DC <sub>start</sub> 30         31.25         34.5         %           Minimum Gate LRC Duty Cycle (fph < f2)	AC AND SWITCHING CHARACTERISTICS		•			•
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Duty Cycle Regulation Output Frequency (f <sub>osc</sub> /256)	f <sub>dc</sub>	357	395	434	Hz
Gate Duty Cycle at Startup and WOT ( $f_{ph} > f2$ )         DC <sub>start</sub> 30         31.25         34.5         %           Minimum Gate LRC Duty Cycle ( $f_{ph} < f2$ )         DC <sub>(LRC)min</sub> 29         31.25         33.5         %           Minimum Gate Duty Cycle ( $f_{ph} < f2$ )         DC <sub>min</sub> 2.4         3.1         3.3         %           LRC Increasing Gate Duty Cycle Rate         Veg(max)         Veg(max)         Veg(max)         X         3.1         3.3         %           LRC Increasing Gate Duty Cycle Rate         Recover Cycle Rate         Veg(max)         Veg(max)         X	Phase Rotation Detection Frequency	f1	44.28	49	53.8	Hz
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Low/High RPM Transition Phase Frequency	f2	267.5	296	325	Hz
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Gate Duty Cycle at Startup and WOT (fph > f2)	DC <sub>start</sub>	30	31.25	34.5	%
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Minimum Gate LRC Duty Cycle (f <sub>ph</sub> < f2)	DC <sub>(LRC)min</sub>	29	31.25	33.5	%
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Minimum Gate Duty Cycle (V <sub>bat</sub> > V <sub>reg(max)</sub> )	DC <sub>min</sub>	2.4	3.1	3.3	%
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Low RPM Mode (f <sub>ph</sub> < f2)  LRC1 at Gnd, LRC2 at Gnd  LRC1 Open, LRC2 at Gnd  LRC1 at Gnd, LRC2 Open  LRC1 Open, LRC2 Open	R <sub>Irc2</sub> R <sub>Irc3</sub> R <sub>Irc4</sub>	- - - -	12.45 18.71 37.42		%/sec
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			_		_	ms
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			_		_	Hz
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	<u> </u>	<u> </u>	_		_	%
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Lamp OFF Polling Frequency		_	98.6	_	Hz
Field Short Circuit ON Polling Frequency $f_{fsc}$ – 98.6 – Hz				1.56	_	%
		` '	_	98.6	_	Hz
	Field Short Circuit Polling ON Duty Cycle		_	1.56	_	%

NOTES: 1. 125 mS Wide Square Wave Pulse.

<sup>2.</sup> Maximum Time = 2 minutes



### PIN FUNCTION DESCRIPTION

Pin No.	Function	Description
1	Gate	Controls the Gate of the MOSFET to control the alternator field current.
2	Bat	Primary power connection to the system battery.
3	Gnd	Source Lamp Current and Digital Ground.
4	Lamp Drain	Controls the Fault Lamp current.
5	Lamp Gate	Controls the Fault Lamp internal driver as an Override function.
6	IGN	Controls the On or Off function of the regulator.
7	LRC1	One of two inputs to select the LRC rate.
8	LRC2	One of two inputs to select the LRC rate.
9	AGnd	Ground connection for analog circuitry.
10	Remote	Provides for external Kelvin connection to system battery.
11	N.C.	
12	LRC Test	Provides acceleration of LRC rate for testing.
13	Phase Filter	Provides access to Phase Resistive Divider for External Phase Filter capacitence.
14	N.C.	Phase Filter provides access to Phase Resistive Divider for Phase Filter Capacitance
15	Phase	Terminal for receiving the input phase voltage.
16	Source	Coupled to source of MOSFET to provide a Gate voltage reference and to monitor for source shorts to ground.

### **APPLICATION CIRCUIT DESCRIPTION**

#### Introduction

The MC33099 is an alternator voltage regulator designed with internal level shifting resistors to control the voltage in a 12V automotive system that uses a 3 phase alternator with a rotating field winding. The system shown in Figure 1 includes an alternator with its associated field coil, stator coils and rectifiers, an automotive battery, a fault indicator lamp, an ignition switch, a field flyback diode and the MC33099.

The 12V system voltage ( $V_{bat}$ ) is connected to a Remote input by a remote wire which provides the IC regulator with an external Kelvin connection directly to the battery to provide Remote voltage,  $V_{rem}$ . The system voltage at the Batt terminal is also sensed by an internal Local IC connection as Local voltage  $V_{l}$ . The Local connection is provided in the event the remote wire or remote connection becomes faulty such as being resistive, an open or shorted to ground.

The Phase input is normally connected to a tap on one corner of the alternator's stator winding which provides an AC phase voltage ( $V_{ph}$ ) for the IC to determine the rotational frequency ( $f_{ph}$ ) of the alternator rotor. Two frequency comparators (F1 and F2) monitors voltage  $V_{ph}$  to determine a phase rotation detection frequency (f1) and a Low/High RPM transition phase frequency (f2) respectively. A phase filter pin 13 is provided for externally providing a filter capacitance for filtering phase input noise.

The regulated DC system set voltage (V<sub>set</sub>) is achieved by employing feedback to compare a ratioed value of Vset to an internal IC bandgap voltage reference having a negative temperature coefficient (TC). The gate drive of an external N-channel MOSFET is regulated by the IC to control the field current in the alternator field coil as an alternating ON or OFF state dependent on load current conditions affecting voltage V<sub>set</sub>. The external MOSFET receives gate–to–source voltage drive from between the Gate and Source output terminals of the IC. The gate-source voltage is a Pulse Width Modulated (PWM) waveform having a variable ON/OFF duty cycle ratio which is determined by an analog or a digital duty cycle control circuitry which responds to variations in the system voltage due to variations in system load current. The PWM waveform has a duty cycle regulation output frequency of about 395 Hz (f<sub>dc</sub>) defined by an 8 bit division of an internal 101 kHz oscillator clock frequency ( $f_{\rm osc}$ ). The Gate voltage at the Gate pin is due to a charge pump gate voltage (V<sub>q</sub>) generated by voltage multiplication using an internal charge pump voltage regulator. The high gate-source voltage applied to the external MOSFET during the ON cycle of the PWM waveform minimizes a low drain-to-source ON resistance (R<sub>ds(ON)</sub>) and accociated drain-source voltage V<sub>d(SAT)</sub> to maximize the field current while minimizing the associated power dissipation in the MOSFET.

A unique feature of the MC33099 is the combinational use of analog and digital duty cycle controllers to provide a Load Response Control (LRC) duty cycle function when rotor frequency fph is less than frequency f2. A classic analog duty cycle function is provided at the Gate output when frequency fph is greater than frequency f2. During the LRC mode when f1 < fph < f2, a sudden decrease in the system voltage due to a sudden increase in system load current will cause the analog duty cycle to rapidly increase to as great as 100%. However, the LRC circuitry causes the digital duty cycle to increase to 100% at a controlled predetermined LRC rate and overrides the analog duty cycle. Thus the alternator response

time is decreased in the LRC mode, and prevents the alternator from placing a sudden high torque load on the automobile engine during this slow RPM mode. This can occur when a high current accessory is switched on to the 12V system, producing a sudden drop in system voltage. When frequency fph is greater than frequency f2, the slow LRC response is not in effect and the analog duty cycle controller controls the PWM voltage waveform applied to the external MOSFET to regulate the system voltage. By selectively coupling the LRC1 and LRC2 terminals to ground, or leaving them open, the user can program four different LRC rates ( $R_{Irc1}$ - $R_{Irc4}$ ) from 9.37 %/sec to 37.4 %/sec. During an initial ignition ON and engine start up the LRC rate is also in effect to minimize alternator torque loading on the engine during start, even when a Wide Open Throttle (WOT) condition ( $f_{ph} > f2$ ) occurs.

An internal N–Channel MOSFET is provided on the IC to directly drive lamp current as a fault indicator. The fault lamp is connected between the low side of the ignition switch and the Lamp Drain terminal of the IC. A fault is indicated during an undervoltage battery condition when frequency  $f_{ph}$  is greater than frequency f2, during an overvoltage battery condition, and when frequency  $f_{ph}$  is less than frequency f1. Frequency  $f_{ph} < f1$  when an insufficient alternator output voltage results, or a slow or non–rotating rotor occurs due to a slipping or broken belt. An external Lamp Gate pin is also provided for the internal lamp driver to allow the user to override the internal IC fault logic and externally drive the internal lamp drive MOSFET.

When a lose wire or battery terminal corrosion causes the Remote voltage to decrease but is not a Remote Open condition, the system voltage will increase, causing an overvoltage Lamp fault indication, and is regulated at a secondary value of about 18.5V.

During a system load dump condition, load dump protection circuitry prevents gate—to—source drive to the external MOSFET and to the internal lamp drive MOSFET. This insures that neither the field current nor the lamp current is activated during load dump conditions. A drain—to—gate voltage clamp is also provided for the internal lamp driver for further protection of this driver during load dump.

An ignition pin (IGN) is provided to activate the regulator from the standby mode into a normal operating mode when the ignition switch is ON and an ignition voltage (Vian) is greater than a power up/down ignition threshold voltage  $(V_{Tign})$ . When the ignition switch is OFF, voltage Vign is less than voltage  $V_{\text{Tign}}$ , and the regulator is switched into a low current standby mode, when frequency f<sub>ph</sub> < f<sub>1</sub>. The IGN pin can either be coupled to the low side of the ignition switch, or to the low side of the lamp. When the IGN pin is connected to the low side of the lamp, the lamp must be shunted by a resistor to insure that ignition ON is sensed, even with an OPEN lamp fault condition. When the lamp in ON, lamp current is polled OFF periodically at an ignition polling frequency in order for the IGN pin to periodically sense that the ignition voltage is high even though the lamp is ON. An ignition input pull-down current (lign) is provided to pull voltage Vign to ground when the IGN terminal is OPEN, or terminated on a high resistance.

Two ground terminals are provided by the MC33099 to separate sensitive analog circuit ground (AGND) from noisy digital and high current ground (Gnd).

#### Alternator Regulator Biasing and Power Up/Down

The biasing of the regulator is derived from the Battery terminal voltage V<sub>bat</sub>. In the normal operating mode when the ignition switch is ON and voltage  $V_{\text{ign}}$  is greater than  $V_{\text{Tign}}$ (about 1.25V), a 5.0V V<sub>DD</sub> voltage regulator biases the IC logic and provides bias to a bandgap shunt voltage regulator. The bandgap regulator maintains a reference voltage (V<sub>ref</sub>) of approximately 2.0V with an internal negative temperature coefficient (-TC) as well as a 1.25V Zero Temperature Coefficient (OTC) reference voltage. Additional bias currents and reference voltages, including a charge pump Gate voltage V<sub>a</sub>, are also generated from voltage V<sub>bat</sub>. The typically ignition ON drain current (IQ1(on)) is about 6.5 mA at 25°C. When the ignition switch is OFF and voltage V<sub>ign</sub> is less than V<sub>Tian</sub>, the regulator is in a low current standby mode, having a standby drain current of about 0.7mA (IQ1(off)) at 25°C. During the sleep mode, some internal voltage regulators and bias currents are either terminated or minimized. However, the V<sub>DD</sub> regulator and the bandgap voltage regulator continue to maintain voltages V<sub>DD</sub> for the logic, the 2.0V  $V_{ref}$  and the 1.25V reference voltage. In addition, all logic is reset in the standby mode.

After switching the ignition switch to the ON position, voltage V<sub>ign</sub> will exceed voltage V<sub>Tign</sub>, causing comparator Cian to switch states, prodiding an ignition-ON signal to the Ingition Delay circuit. After an Ignition start Delay Time of 500μS, the Ignition Delay circuit activates additional current for the  $V_{\text{DD}}$  regulator and activates all other voltage regulators and bias currents. After engine start, the LRC mode is activated, independent of the phase frequency, or independent of a Wide Open Throttle condition. When the battery system voltage increases to V<sub>set</sub>, the regulator resumes the normal operational mode. After switching the ignition switch to the OFF position, voltage Vign decreases below voltage  $V_{Tign}$ , causing the comparator  $C_{ign}$  to provide an ignition-OFF signal to the Ignition Delay Circuit. After phase frequency f<sub>ph</sub> < f1 due to ignition turn OFF, supply currents and voltages are reduced in the regulator to provide the standby drain current drain. However, voltage V<sub>DD</sub> for logic and voltage V<sub>ref</sub> for reference voltages remain active to be able to sense an ignition input voltage.

In some applications, the ignition input is connected to the low side of the fault lamp as shown in Fig. 1. When the lamp driver circuitry is generating a lamp ON signal, a lamp polling signal causes the Lamp Drain output to be periodically gated OFF. As a result, voltge  $V_{ign} > \!\! V_{Tign}$  during the lamp OFF polling period, causing comparator Cign to periodically provides an ignition—ON signal to the Ignition Delay Circuit. During the Lamp On condition, the Ignition Delay Circuit provides a minimum ignition turn—off delay (Tid $_{(off)}$ ) such that all currents and regulator voltages remain ON , between the Lamp Off polling pulses.

#### **Battery and Alternator Output Voltage Sensing**

The system battery voltage is directly sensed by the Remote input using a remote wire as a Kelvin connection. The remote input resistance ( $R_{rem}$ ) at the Remote input is typically 68 k $\Omega$ . The voltage at the Remote Sense input ( $V_{rs}$ ) is a ratioed value of the Remote voltage ( $V_{rem}$ ). The intended ratio of  $V_{rem}/V_{rs}$  is about 7.45. The Battery terminal voltage ( $V_{bat}$ ) is also sensed as an internal Local voltage ( $V_{l}$ ). A Local Sense voltage ( $V_{ls}$ ) is a ratioed value of voltage  $V_{l}$ , where the intended ratio of  $V_{l}/V_{ls}$  is also 7.45. The Local internal

connection is provided for fault protection against the remote wire being grounded, or exhibiting a high remote wire resistance due to being disconnected or due to a corrosive or lose connection. Thus the Local connection insures that alternator regulation of the system voltage continues in well defined states for all possible Remote input fault conditions.

#### **Local and Remote Voltage Processing and Switching**

During Remote operation, both the external Remote input connection and internal Local connection senses approximately the same regulated system voltage of V<sub>set</sub> = 14.8 V. For this case, voltages  $V_{rs}$  and  $V_{ls}$  are approximately 2V. Since the remote switching comparator C<sub>rs</sub> is referenced to 0.6V, both switches S1 and S2 are OPEN and remain open when voltage  $V_{rs} > 0.6V$ , or when voltage  $V_{rem}$  is greater than the remote loss threshold voltage (V<sub>Trem</sub>). Voltage V<sub>rs</sub> is coupled to the input of a unity-gain combiner/buffer CB1. Voltage V<sub>Is</sub> is buffered and coupled to the output of a unity-gain Local Buffer (LB) and ratioed by the R5/(R4+R5) resistor divider to provide an input voltage to a unity-gain combiner/buffer CB2. Thus the voltage at the input of the combiner CB2 is normally 0.8 V<sub>Is</sub> (or 1.6 V typically) while voltage V<sub>rs</sub> on the input of CB1 is typically 2.0 V. Since voltage V<sub>o</sub> reflects the highest voltage at the input of either combiner, voltage V<sub>o</sub> will be voltage V<sub>rs</sub> in Remote operation with Remote connected to V<sub>bat</sub>. For this case, voltage V<sub>rs</sub> is filtered by a 300 Hz low pass filter and translated to the FB buffer output. Voltage V<sub>rs</sub> at the FB buffer output is then compared to an Analog-to-Digital Converter output voltage ramp (V<sub>dac</sub>) for duty cycle regulation.

During a Remote fault condition when the remote sense line is OPEN or grounded, voltage  $V_{rs}$  at the Remote Sense input will be zero, causing comparator  $C_{rs}$  to activate switches S1 and S2 to a CLOSED position. As a result, voltage VIs is coupled through buffer LB directly to the input of combiner CB2. Since the voltage VIs on the input of combiner CB2 is greater than voltage  $V_{rs}$  (= 0 V) on the input of combiner CB1, voltage  $V_{ls}$  is coupled to the output of the combiners as voltage  $V_{o}$ . Thus in this fault case, voltage  $V_{ls}$  is filtered and translated to the FB buffer output for being compared to voltage ramp  $V_{dac}$  for regulation.

During a remote fault condition in which the resistance of the Remote sense wire increases due to the corrosion or a lose connection, a finite external remote fault resistance occurs causing voltage  $V_{\text{rem}}$  to decrease, but voltage  $V_{\text{rem}}$ remains greater than voltage V<sub>Trem</sub>. As a result, switches S1 and S2 remain in an OPEN condition, while the system voltage will increase due to the effective increase in the Remote resistor divider ratio. As a result, voltage VI increases until the voltage at the input of combiner CB2 is approximately 2V, or VIs is about 1.2(2V), or 2.25V due to the R4/R5 divider ratio. Since the local divider ratio translates voltage VIs to V<sub>bat</sub> by about factor 7.4, the final regulated output voltage for this condition is 7.4 (2.25)j, or 18.5V. This is the scondary regulation voltage (V<sub>set2</sub>). When the system voltage increases to the Overvoltage Threshold (V<sub>Tov</sub>), a fault indication occurs by the lamp. Thus this particular Remote fault condition produces a fault indication, but regulates to prevent an extreme system overvoltage condition. When the Remote fault resistance becomes great enough to cause voltage V<sub>rem</sub> < V<sub>Trem</sub>, the regulated system voltage returns to the local regulation as described for an OPEN or grounded Remote input.

#### **Internal Clock Oscillator and 8 Bit Counter**

An internal clock oscillator is provided having a typical oscillation frequency (fosc) of 101 kHz. The output of the oscillator is coupled to an 8-Bit counter which provides 8 counting bits to the logic and the four most significant counting bits (MSB) to the LRC circuitry and to a Digital to Analog Converter (DAC) waveform generator. The output MSB frequency (fmsb) of the 8 bit divider is about 395 Hz  $(f_{msb} = f_{osc}/256)$ , which determines the PWM frequency at the Gate output. An external LRC Test pin is provided for accelerating internal testing of the LRC function and logic. Under normal operation the LRC Test pin is grounded by an internal 10k ohm resistance to ground. Under accelerated test conditions, the LRC Test pin voltage is 5.0 V, and a fourth bit (f<sub>osc</sub>/16) from the 8-Bit divider is used to determine the PWM Gate frequency. Thus, the rates are accelerated by a factor of 16.

# Low Pass Filter, DAC and Analog Duty Cycle Regulator Comparator

The output voltage  $V_o$  of combiners CB1 and CB2 is coupled to an input of a 300 Hz low pass filter (Rf,Cf) to remove high frequency components of system noise at Vbat and thus associated with voltages  $V_{ls}$ , or  $V_{rs}$ . The output of the low pass filter is coupled to a unity–gain buffer FB which provides a filter buffer FB output.

The 4 MSBs of the 8-Bit counter causes the DAC to generate a 4-Bit 395 Hz voltage waveform having 16 descending 1.75 mV steps, ramping from  $V_{ref}$  to [ $V_{ref}-28\,$  mV], where  $V_{ref}$  is the 2.0 V reference voltage.

An analog duty cycle comparator ( $C_{dc}$ ) compares the DAC output voltage waveform to the voltage at the FB output ( $V_{fb}$ ). When voltage  $V_{fb}$  is less then voltage [ $V_{ref}$  – 28 mV], comparator  $C_{dc}$  outputs a logic 1, for a 100% duty cycle. When voltage  $V_{fb}$  is greater than  $V_{ref}$ , comparator  $C_{dc}$  outputs a logic 0, for a 0% duty cycle. When ( $V_{ref}$  – 28 mV] <  $V_{fb}$  <  $V_{ref}$ , comparator  $C_{dc}$  outputs a duty cycle defined by the High/Low output voltage ratio for each period (about 2.54 mS) of the DAC output voltage waveform.

#### **Basic System Voltage Regulation**

From a system voltage regulation viewpoint, the voltages V<sub>rem</sub> and V<sub>I</sub> from the Remote or Local connections respectively are scaled to the Remote Sense and Local Sense inputs as voltages V<sub>rs</sub> and V<sub>ls</sub> respectively and transferred to the FB output as voltage Vfb. Voltage Vfb is compared to the DAC output voltage waveform to generate the ON and OFF time of the analog duty cycle waveform. When voltage Vfb is less than  $V_{ref}$  – 28 mV, the output of comparator C<sub>dc</sub> is in a high state. This high state propagates through an AND3 gate, an OR1 gate and an AND4 gate to activate switch S3, generating a fully ON or High Gate drive voltage. When voltage  $V_{fb}$  is greater than  $V_{ref}$ , the output of comparator C<sub>dc</sub> is in a low state. This low state propagates through the AND3 gate, the OR1 gate and the AND4 gate to activate switch S3 to generate a fully OFF or low Gate drive voltage. Assuming voltage  $V_{ref}$  is 2.0V, and  $V_{fb} = V_{rs}$ , and the local or remote input resistive scale factor of 7.45, the external MOSFET provides a fully ON field current when the system voltage is less than 7.45 ( $V_{ref}$  – 28 mV) or 14.6V. The field current is also fully OFF when the system voltage is greater than 7.45 ( $V_{ref}$ ) or 14.9V. When voltage  $V_{fb}$  is less than any portion of the DAC waveform voltage, comparator C<sub>dc</sub> output is high to produce an ON field current. When

voltage  $V_{fb}$  is greater than any portion of the DAC waveform voltage, comparator  $C_{dc}$  output is low, to produce an OFF field current. Thus the system feedback will regulate the PWM duty cycle of the field current from 0 to 100% over about a 210 mV system regulation voltage range (dVreg). The system voltage is centered at 14.8V, where a 50% duty cycle field current results for an average system load current, and the duty cycle regulation frequency is ( $f_{osc}/256$ ), or 395 Hz. Since voltage  $V_{ref}$  has a negative TC, voltage  $V_{set}$  will also have a regulation voltage temperature coefficient ( $TC_{Vreg}$ ) of about –11 mV/°C.

#### Input Phase and Frequency Switch Response

The phase voltage V<sub>ph</sub> results from the alternator's stator AC output voltage being applied to the Phase input terminal. A phase detection threshold voltage (V<sub>Tph</sub>) is approximately 4.0V due to the 1.25V phase reference voltage for the phase comparator (C<sub>ph</sub>), and the 3.22 voltage ratio associated with the phase input resistor divider. The phase input resistance  $(R_{ph})$  is typically 60k  $\Omega$ . A Phase Filter pin (13) is coupled to the input of Comparator Cph, providing for an external phase filter capacitance, when filtering of high frequency phase noise is desired. A typical value of .003uF to AGND provides for an input phase 3db roll-off frequency of about 10kHz. Comparator C<sub>ph</sub> also provides about 480 mV of hysteresis at the Phase input pin. Comparator Cph further provides a phase signal binary output voltage having a phase frequency of f<sub>ph</sub> and is applied to digital frequency switches F1 and F2. Switch F1 outputs a logic 1 when frequency fph is less then phase detection frequency f1. Frequency f1 is equal to frequency f<sub>msb</sub>/8, or 49.3 Hz for a 101 kHz oscillator frequency. Switch F2 outputs a logic 1 when the frequency fph is greater then the low/high transition frequency f2. Frequency f2 is equal to frequency 3f<sub>msb</sub>/4, or 296 Hz for a 101 kHz oscillator frequency. These frequency switches are used to define the Load Response Control region of operation, an undervoltage at a high RPM fault condition, and a low RPM fault condition due to a broken or lose belt.

#### Load Response Control (LRC)

The LRC circuit consists of a digital duty cycle generator, an analog/digital (A/D) duty cycle comparator and tracking circuit, an up/down control switch, an up/down (U/D) counter, a programmable divider (Np), and a multiplexer (MUX). During normal operation, the LRC circuit becomes active and generates digital duty cycle control of the Gate drive when frequency  $f_{ph}$  is less than frequency f2 ( $f_1 < f_{ph} < f_2$ ). The slow LRC response becomes inactive and the analog duty cycle controls the Gate drive when frequency  $f_{ph}$  is greater than frequency  $f_2$  ( $f_1 < f_{ph} < f_2$ ). During initial ignition and initial engine start, the LRC response is in effect, independent of frequency fph, until system voltage is regulating at voltage Vset.

The digital duty cycle generator receives the 4 MSBs from the 8–Bit counter as input and generates 11 discrete digital duty cycles on 11 output lines. The frequency of each duty cycle waveform is about 395 Hz (f<sub>msb</sub>) which results from the MSB of the 8–Bit division of the 101 kHz OSC clock frequency. The minimum duty cycle on the 1st output line is 31.25% and the maximum duty cycle on the 11th output line is 93.75%. The duty cycle difference between each incremental duty cycle is 6.25%. All 11 duty cycle generator output lines are coupled as data inputs to the MUX.

Normally, the programmable divider Np divides frequency f<sub>msb</sub> by a counter divide ratio N and applies the f<sub>msb</sub>/N frequency as input to the U/D counter. Divide ratio N can be pre-selected by the user for 4 different divide ratios by switching a combination of the LRC1 and LRC2 normally open terminals to ground. An LRC input current (I<sub>Irc</sub>) from each LRC pin to ground is about 45 μA. The phase frequency f<sub>ph</sub> and an up/down (u/d) state on a u/d line from the up/down control switch determines ratio N. In the LRC mode when fph < f2, a high or up state on the u/d line causes divider Np to output a frequency of f<sub>msb</sub>/N, or 395 Hz/N. The LRC1 and LRC2 terminal combinations produce N divide ratios of 66, 132, 198 and 264. When the u/d line is in the down or low state, divider Np provides a divide ratio of fmsb/4, or 395 Hz/4. When fph > f2, the output frequency of divider Np is always  $f_{msb}/4$  =395 Hz/4, independent of the state of the u/d input line.

The u/d line from the up/down control switch determines the direction of the count as well as the divide ratio N. For an up state on the u/d line, the output of the 4–Bit U/D counter increments up at a rate of 5.98 Hz (count change every 167 mS) for N=66, 2.99 Hz (count change every 334 mS) for N=132, 1.99 Hz (count change every 502 mS) for N=198, or 1.496 Hz (count change every 671 mS) for N=264. For a down state on the u/d line, the output of the 4–Bit U/D counter decrements at a rate of about 99 Hz (count decrement about every 10 mS). The 4–Bit output lines of the up/down counter are coupled as control inputs of the MUX.

The MUX couples one of the 11 digital duty cycle input lines to the MUX output dependent upon the 4-Bit control inputs from the U/D counter. When the MUX control input count is 0, the first 31.25% digital duty cycle is selected and provided at the MUX output. When the control input count is 10, the 11th 93.75% digital duty cycle is selected at output of the MUX. A MUX control input of 11 produces a 100% duty cycle at the MUX output. Thus each of the MUX input lines is selected and provided at the MUX output and incremented to the next line at a rate dependent on the rate the MUX control inputs increment. For an up state on the u/d line, the digital duty cycle at the output of the MUX will increment from 31.24% to 100% in 11 steps at a rate from 167 mS/step (or a fourth LRC rate (R<sub>Irc4</sub>) of 37.42%/Sec.) to 671 mS/step (or a first LRC rate (R<sub>Irc1</sub>) of 9.31%/Sec.) dependent on the LRC1 and LRC2 terminal terminations. For a down state on the u/d line, and the digital duty cycle will count down at a rate of about 10mS/step change.

The A/D duty cycle comparator and tracking circuit receives the analog duty cycle from comparator Cdc and the digital duty cycle from the MUX output. The A/D duty cycle comparator provides a high or up (u) output when the analog duty cycle is greater than the digital duty cycle, and a low or down (d) output when the analog duty cycle is less than the digital duty cycle.

In the LRC mode when frequency f1 <  $f_{ph}$  < f2, the up/down control switch enables the u/d output of the A/D duty cycle comparator to be coupled to the u/d line. In the steady state, the A/D duty cycle comparator will provide an u/d input to the U/D counter and Np divider to increase or decrease the digital duty cycle to track the analog duty cycle. If the analog duty cycle increases to a value greater than the digital duty cycle at a rate which is greater than the selected LRC digital duty cycle rate, the A/D duty cycle comparator will output an up signal on the u/d line to cause the digital duty cycle to increase to the analog duty cycle at the selected LRC digital

duty cycle rate. If the analog duty cycle decreases to a value less than the digital duty cycle, the A/D duty cycle comparator will output a down signal on the u/d line to cause the digital duty cycle to decrease to the analog duty cycle at a fixed rate of about 10mS/step. For an analog duty cycle less than 31.25%, the down count at the output of the U/D counter will remain at 0 and the digital duty cycle will remain at 31.25%.

If frequency  $f_{ph}$  is less than frequency f1 ( $f_{ph}$  < f1), then the up/down control switch will provide a down signal on the u/d line independent of the duty cycle comparator u/d output. The resulting down count of 0 to the MUX control input for  $f_{ph}$  < f1 will cause the digital duty cycle to be constant at 31.25% and provides a divide ratio of fmsb/4 as the input frequency to the U/D counter.

When approximately 5.0 V is applied to the LRC Test Pin, divider Np utilizes the  $f_{\rm osc}/16$  frequency as input to the divider instead of the normal  $f_{\rm osc}/256$  frequency. As a result, the LRC function is accelerated by a factor of 16, which allows the testing of all LRC associated rates to be accelerated by a factor of 16. During normal LRC operation, the LRC pin is in a low ground state, having an internal 10K ohm pull down resistor.

The duty cycle output of the AND3 gate reflects the minimum duty cycle at the AND3 gate inputs. Thus when the analog duty cycle exceeds the digital duty cycle, the digital duty cycle becomes the controlling duty cycle at the AND3 gate output. When the analog duty cycle is less than the digital duty cycle, the analog duty cycle becomes the controlling duty cycle at the AND3 gate output. Thus in the LRC mode when f1 < fph < f2, an increasing step response in the analog duty cycle from 0 to 100% will cause the duty cycle at the output of the AND3 gate to increase rapidly from 0 to 31.25% and then increase slowly at the LRC rate from 31.25% to 100%. If the analog duty cycle provides a step increase from a duty cycle greater than 31.25%, then the resulting LRC duty cycle increase from the initial analog duty cycle at the output of the AND3 gate. For a decreasing step response in the analog duty cycle, the output of the AND3 gate will rapidly follow the decreasing analog duty cycle. The output of the AND3 gate drives the Gate output (and the field current) through an OR1 gate, an AND4 gate and switch S3. Thus the minimum Gate LRC duty cycle (DC(LRC)min) is 31.25%.

A 0% analog duty cycle will produce a 0% duty cycle at the output of the AND3 gate. However, the output of the AND3 gate is ORed with a 3.1% minimum duty cycle signal from the minimum duty cycle generation at the OR1 gate input to provide a minimum 3.1% duty cycle to the AND4 gate input. This provides the resulting minimum Gate duty cycle (DC $_{\rm min}$ ) of 3.1% at the Gate output, even though the analog duty cycle is 0%.

When the phase frequency is greater than frequency f2 ( $f_{ph} > f2$ ), the N divide factor is reduced to 4. As a result, the LRC circuitry still functions as previously described, but the rate of digital duty cycle increase or decrease is a maximum LRC rate (RIrc(max)) of about 10mS/step. Thus a step increase in the analog duty cycle from 31.25 to 100% will cause about a 110 mS delay before the digital duty cycle provides a 100% duty cycle at the output of the AND3 gate (and Gate drive).

The conditions for LRC response also occur during an initial engine start up period after engine cranking even when a Wide Open Throttle (WOT) condition occurs ( $f_{ph} > f2$ ). When the ignition switch is turned ON, comparator  $C_{ign}$  is

activated, activating all biasing into the normal state and activating the start–up LRC mode. After engine cranking and immediately after initial engine start up, the system battery voltage is generally low while a WOT condition occurs. For this case, the slow LRC response is in effect to prevent excessive torque loading on the engine by the alternator during engine start up. The Gate duty cycle at start–up with WOT (DC $_{\rm start}$ ) is the minimum LRC duty cycle and will increase at the LRC rate. Once the system voltage returns to voltage  $V_{\rm set}$ , the normal LRC response will occur as previously described.

#### **Field Coil Drive and Device Protection**

The external MOSFET provides PWM drive current from the system battery to the field coil for system voltage regulation. The gate-to-source voltage for this MOSFET is provided by the IC's Gate to Source terminal drive voltage. During the ON state, the AND4 gate activates switch S3 to couple the Gate drive pull-up source current (Ipu) to the Gate output. Current Ipu drives the gate of the MOSFET to the charge pump Gate voltage V<sub>g</sub> (typically 23V), causing the MOSFET to drive the field coil terminal to near the system battery voltage. Voltage V<sub>g</sub> has a minimum charge pump Gate voltage (V<sub>a(min)</sub>) of 21.5V. This high Gate to Source voltage minimizes power dissipation in the external MOSFET by minimizing a Drain To Source ON resistance (Rds(ON) of the MOSFET during the ON state. This results in a typical Lamp Drain ON voltage (V<sub>d(sat)</sub>) of about 0.3V at a Lamp Drain current of 400 mA as measured from the Lamp Drain Pin to ground. During the OFF state, the AND4 gate activates switch S3 to couple a Gate drive pull-down sink current (I<sub>pd</sub>) to the Gate output. Current Ipd pulls the Gate voltage to the Source voltage, turning OFF the MOSFET and its associated field coil current. The limited gate current drive of the MOSFET Gate capacitance reduces the magnitude and frequency of the high frequency components associated with the Gate duty cycle waveform, minimizing RFI. Zener diode Z1 is employed to provide a Gate-To-Source clamping voltage (Vas) which limits and protect the Gate-To-Source voltage of the external MOSFET.

When the external MOSFET fails to increase the source (or field coil terminal) voltage to within a source short circuit threshold voltage (V<sub>Tssc</sub>) of the Battery terminal voltage (V<sub>Tssc</sub> < [V<sub>bat</sub> - V<sub>source</sub>]), a shorted–source comparator C<sub>ss</sub> outputs a short circuit signal to a Gate polling circuit. A shorted field coil to ground is an example of this fault condition. This Gate polling circuit provides short gate polling pulses to the AND4 gate to allow the IC to test for an unshorted condition without damaging the external MOSFET. The polling duty cycle is 1.56%, (or about a 158  $\mu$ S ON pulse) at a frequency of  $f_{msb}/4$ , or 98.6 Hz. When the source shorting condition is removed, comparator  $C_{ss}$  provides a no–short signal to the gate polling circuitry which provides a logic 1 to the AND4 gate which then operates normally.

The AND4 gate is also driven by the no load dump (LD-bar) line from the Over Voltage Detector circuitry. Thus during a load dump system over voltage condition, a logic 0 is provided to the AND4 gate from the Over Voltage Detector circuit and all Gate drive is terminated.

A flyback diode MR850 is externally provided to limit the negative source voltage on the field terminal (and the Source terminal) caused by a turn–OFF transition of the field current.

The forward current through this diode is approximately the peak field current prior to field current turn OFF.

#### Fault Lamp Indicator - Drive and Protection

The fault indicator lamp is driven by an internal N-channel MOSFET lamp driver which controls the lamp current. The lamp is coupled between the ignition switch and the Lamp Drain pin of the lamp driver. The Lamp Gate of the lamp driver is driven by the lamp driver circuitry or from an external Lamp Gate pin. Inputs to the lamp driver circuitry are from an output of an AND2 gate, an output of a thermal limit circuit, and an output of a current limit circuit. By applying an external Lamp Gate override voltage (Vgo) to the Lamp Gate pin (5), the Lamp Drain current will increase, providing lamp current independent of the lamp driver logic state. When the lamp driver circuity is forcing the lamp driver OFF, the Lamp Gate pin resistance to ground will be about 4.6K ohms. The source of the lamp driver is coupled to ground through an internal current sense resistor Rs. When the lamp is ON, the Lamp Drain ON voltage (V<sub>d(sat)</sub>) is the Lamp Drain-to-ground voltage measured at 400 mA of Lamp Drain current.

Normally, current flows through the lamp driver (and lamp), indicating a fault when the output of the AND2 gate is a logic 1. Assuming the lamp is not shorted, is not being current limited, is not in the thermal shut down mode, and the system is not in a load dump mode, the lamp ON current is controlled by the output of the OR2 gate. The output of the OR2 gate is a logic 1 and the lamp will normally be ON when the UV (Under Voltage) line and the F2 output line are both a logic 1 state, indicating an under voltage condition when frequency  $f_{\rm ph} > f2$ . The output of the OR2 gate is also a logic 1 when the output of the OV(Over Voltage) line is a logic 1, indicating an over voltage condition, or the output of the F1 line is also a logic 1, indicating a loss of phase signal (fph < f1) due to a broken phase wire, broken or slipping belt, or otherwise failed alternator or open field circuit.

When the lamp current exceeds a lamp drain short circuit current (ldsc), the voltage across resistor Rs will exceed a current limit threshold voltage associated with the current limit circuitry. As a result, a signal is sent to the lamp driver circuitry to limit the lamp drive and regulates the lamp current to current ldsc. When the power dissipation of the lamp driver causes the temperature of the lamp driver to exceed a thermal shut-down temperature limit (T<sub>Lim</sub>), a temperature sensing diode (Dtl) causes the thermal limit circuitry to send a signal to the lamp driver circuitry to limit the lamp drive current and reduce the power dissipation and resulting device temperature. When the lamp driver is ON, but the Lamp Drain terminal voltage is not below the Battery terminal voltage V<sub>bat</sub> by at least a lamp drain short circuit threshold voltage  $(V_{Tdsc})$  or  $([V_{bat} - V_{drain}] < V_{Tdsc})$ , comparator Cds will output a lamp short circuit signal to the Drain Polling circuit to indicate a lamp shorted condition. The Drain Polling circuit provides a low duty cycle polling output to the input of the AND2 gate to poll the lamp driver ON, continuously testing for a lamp short without damaging the lamp driver. The polling duty cycle is 1.56%, (or about a 158uS ON pulse) at a frequency of f<sub>msb</sub>/4, or 98.6Hz. After the lamp short has been removed, the comparator Cds outputs a lamp not-shorted signal to the Drain Polling circuitry which provides a logic 1 to the AND2 gate which then operates normally.

Lamp polling is also present when the lamp is ON. In this case, lamp polling turns OFF the lamp for a short period of time with the lamp being ON for the remainder of the time. In this case the lamp ON duty cycle is 98.44% (or OFF for 158uS) at a frequency of fmsb/4, or 98.6 Hz. This causes the lamp voltage on the lamp drain terminal to be greater than ignition threshold voltage  $V_{Tign}$  for at least 158  $\mu S$  of a 10.1 mS period. During the lamp ON mode, the Ignition Turn Off Delay of the Ignition Delay circuit is greater then the 10.1 mS period. As a result, the regulator biasing remains ON even when the IGN terminal is coupled to the Lamp Drain terminal and the lamp drain voltage is less than voltage VTign most of the time when the lamp is ON.

The lamp driver is also protected from load dump, since during load dump, the LD–bar signal is a logic 0, preventing the AND2 gate from activating the lamp driver. In addition, a drain to gate clamp device Z2 limits the drain to gate clamping voltage ( $V_{dg}$ ) to about 40 V typically.

#### **Under Voltage, Over Voltage and Load Dump Protection**

An undervoltage, over voltage and load dump condition is sensed by the regulator to generate fault indications and to protect the regulator and associated external devices. As previously discussed, a load dump signal during load dump will prevent Gate drive to the external MOSFET and prevent gate drive to the lamp driver. Thus the external and internal MOSFETs will turn OFF during a system load dump. As previously discussed, the under voltage and over voltage signals are also provided for fault indications.


The under voltage signal is provided on the UV line by an under voltage comparator  $C_{uv}$  having a voltage reference of 1.25 V and a resistor divider voltage transfer of 1.26 from the

FB output to comparator  $C_{uv}$  input. When voltage  $V_{fb}$  on the FB output becomes less than 1.52V, the voltage at input to comparator  $C_{uv}$  becomes less than 1.25 V, causing comparator  $C_{uv}$  to output an undervoltage UV signal. Since voltage  $V_{fb}$  is ideally voltage Vrs (or voltage  $V_{ls}$ ), and the ratio of  $V_r/V_{rs}$  (or  $V_l/V_{ls}$ ) is 7.45, the UV signal will occur when the system voltage at the Remote input (or Local input) is less than an undervoltage threshold voltage  $(V_{Tuv})$ , or 11.35 V. However, Gate AND1 insures that frequency  $f_{ph}$  must be greater than  $f_2$  before an under voltage Fault is indicated by the lamp.

The load dump and over voltage detection also utilizes similar resistor dividers and voltage comparators in an Over Voltage Detect circuitry where all comparators are referenced to voltage  $V_{\rm ref}$ , or about 2.0 V. When voltage  $V_{\rm fb}$  on the FB output is greater than 2.58V, or 1.29  $V_{\rm ref}$  ( $V_{\rm fb}/V_{\rm ref}$  = 1.29) an output load dump signal of a logic 0 is generated on the LD–bar line. Thus during load dump, voltage  $V_{\rm rs}$  (or  $V_{\rm local}$ ) will be about 2.58 V, and the actual load dump threshold voltage (VTId) will be about 19.25 V, or 1.3  $V_{\rm set}$ . When voltage  $V_{\rm fb}$  on the FB output is greater than 1.117  $V_{\rm ref}$  ( $V_{\rm fb}/V_{\rm ref}$  = 1.117) an output over voltage signal is generated on the OV line. Thus voltage  $V_{\rm rs}$  (or  $V_{\rm l}$ ) will be about 2.235 V, and the actual overvoltage threshold voltage ( $V_{\rm Tov}$ ) will be about 16.65 V, or 1.125  $V_{\rm set}$ .

The regulator also indicates an over voltage condition on the system during the Remote fault condition when the remote wire resistance increases to a finite value and the system voltage is being regulated by secondary regulation at  $V_{set2}$ . When a load dump occurs during secondary regulation, the load dump threshold increases to 1.3  $V_{set2}$ , or about 24 V.

#### **OUTLINE DIMENSIONS**



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

#### How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado 80217. 1-303-675-2140 or 1-800-441-2447

JAPAN: Motorola Japan Ltd.; SPS, Technical Information Center, 3-20-1, Minami-Azabu. Minato-ku, Tokyo 106-8573 Japan. 81-3-3440-3569

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Centre, 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong. 852-26668334

Technical Information Center: 1-800-521-6274

HOME PAGE: http://www.motorola.com/semiconductors/

