## Low Voltage 2.5/3.3V Differential ECL/PECL/HSTL Fanout Buffer

The Motorola MC100ES6210 is a bipolar monolithic differential clock fanout buffer. Designed for most demanding clock distribution systems, the MC100ES6210 supports various applications that require to distribute precisely aligned differential clock signals. Using SiGe technology and a fully differential architecture, the device offers very low clock skew outputs and superior digital signal characteristics. Target applications for this clock driver is high performance clock distribution in computing, networking and telecommunication systems.

### Features:

- Dual 1:5 differential clock distribution
- 30 ps maximum device skew
- Fully differential architecture from input to all outputs
- SiGe technology supports near-zero output skew
- Supports DC to 3GHz operation of clock or data signals
- ECL/PECL compatible differential clock outputs
- ECL/PECL compatible differential clock inputs
- Single 3.3V, -3.3V, 2.5V or -2.5V supply
- Standard 32 lead LQFP package
- Industrial temperature range
- Pin and function compatible to the MC100EP210


#### Functional Description

The MC100ES6210 is designed for low skew clock distribution systems and supports clock frequencies up to 3 GHz. The device consists of two independent 1:5 clock fanout buffers. The input signal of each fanout buffer is distributed to five identical, differential ECL/PECL outputs. Both CLKA and CLKB inputs can be driven by ECL/PECL compatible signals.

If VBB is connected to the CLKA or CLKB input and bypassed to GND by a 10 nF capacitor, the MC100ES6210 can be driven by single-ended ECL/PECL signals utilizing the VBB bias voltage output.

In order to meet the tight skew specification of the device, both outputs of a differential output pair should be terminated, even if only one output is used. In the case where not all ten outputs are used, the output pairs on the same package side as the parts being used on that side should be terminated.

The MC100ES6210 can be operated from a single 3.3V or 2.5V supply. As most other ECL compatible devices, the MC100ES6210 supports positive (PECL) and negative (ECL) supplies. The is function and pin compatible to the MC100EP210.



digital di

MC100ES6210


LOW VOLTAGE DUAL

**1:5 DIFFERENTIAL** 

PECL/ECL/HSTL

**CLOCK FANOUT BUFFER** 








Figure 1.MC100ES6210 Logic Diagram

Figure 2.32–Lead Package Pinout (Top View)

### Table 1. Pin configuration

| Pin              | I/O    | Туре     | Function   |  |  |  |  |  |
|------------------|--------|----------|--|--|--|--|--|--|
| CLKA, CLKA       | Input  | ECL/PECL | Differential reference clock signal input (fanout buffer A)  |  |  |  |  |  |
| CLKB, CLKB       | Input  | ECL/PECL | Differential reference clock signal input (fanout buffer B)  |  |  |  |  |  |
| QA[0-4], QA[0-4] | Output | ECL/PECL | Differential clock outputs (fanout buffer A)   |  |  |  |  |  |
| QB[0-4], QB[0-4] | Output | ECL/PECL | Differential clock outputs (fanout buffer B)   |  |  |  |  |  |
| VEEa             | Supply |          | Negative power supply  |  |  |  |  |  |
| VCC              | Supply |          | Positive power supply. All $V_{CC}$ pins must be connected to the positive power supply for correct DC and AC operation. |  |  |  |  |  |
| VBB              | Output | DC       | Reference voltage output for single ended ECL or PECL operation  |  |  |  |  |  |

a. In ECL mode (negative power supply mode), VEE is either -3.3V or -2.5V and VCC is connected to GND (0V).

In PECL mode (positive power supply mode), VEE is connected to GND (0V) and VCC is either +3.3V or +2.5V.

In both modes, the input and output levels are referenced to the most positive supply (VCC).

#### Table 2. ABSOLUTE MAXIMUM RATINGSa

| Symbol          | Characteristics     | Min  | Мах                   | Unit | Condition |
|-----------------|---------------------|------|-----------------------|------|-----------|
| VCC             | Supply Voltage      | -0.3 | 3.6                   | V    |           |
| V <sub>IN</sub> | DC Input Voltage    | -0.3 | V <sub>CC</sub> + 0.3 | V    |           |
| VOUT            | DC Output Voltage   | -0.3 | V <sub>CC</sub> + 0.3 | V    |           |
| I <sub>IN</sub> | DC Input Current    |      | ±20                   | mA   |           |
| IOUT            | DC Output Current   |      | ±50                   | mA   |           |
| Τ <sub>S</sub>  | Storage temperature | -65  | 125                   | °C   |           |

a. Absolute maximum continuous ratings are those maximum values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation at absolute-maximum-rated conditions is not implied.

#### **Table 3. General Specifications**

| Symbol | Characteristics  | Min  | Тур  | Max  | Unit   | Condition  |
|--------|--|------|--|--|--|--|
| VTT    | Output termination voltage   |      | V <sub>CC</sub> - 2 <sup>a</sup>   |  | V  |  |
| MM     | ESD Protection (Machine model)   | 200  |  |  | V  |  |
| HBM    | ESD Protection (Human body model)  | 2000 |  |  | V  |  |
| CDM    | ESD Protection (Charged device model   |      |  |  | V  |  |
| LU     | Latch-up immunity  | 200  |  |  | mA   |  |
| CIN    |  |      | 4.0  |  | pF   | Inputs   |
| ΑLθ    | Thermal resistance junction to ambient<br>JESD 51-3, single layer tes board<br>JESD 51-6, 2S2P multilayer test board |      | 83.1<br>73.3<br>68.9<br>63.8<br>57.4<br>59.0<br>54.4<br>52.5<br>50.4<br>47.8 | 86.0<br>75.4<br>70.9<br>65.3<br>59.6<br>60.6<br>55.7<br>53.8<br>51.5<br>48.8 | °C/W<br>°C/W<br>°C/W<br>°C/W<br>°C/W<br>°C/W<br>°C/W<br>°C/W | Natural convection<br>100 ft/min<br>200 ft/min<br>400 ft/min<br>800 ft/min<br>100 ft/min<br>200 ft/min<br>400 ft/min<br>800 ft/min |
| θJC    | Thermal resistance junction to case  |      | 23.0   | 26.3   | °C/W   | MIL-SPEC 883E<br>Method 1012.1   |
| Тј     | Operating junction temperature <sup>b</sup> (continuous operation) MTBF = 9.1 years                                  |      |  | 110  | °C   |  |

a. Output termination voltage  $V_{TT} = 0V$  for  $V_{CC} = 2.5V$  operation is supported but the power consumption of the device will increase

b. Operating junction temperature impacts device life time. Maximum continues operating junction temperature should be selected according to the application life time requirements (See application note AN1545 for more information). The device AC and DC parameters are specified up to 110°C junction temperature allowing the MC100ES6210 to be used in applications requiring industrial temperature range. It is recommended that users of the MC100ES6210 employ thermal modeling analysis to assist in applying the junction temperature specifications to their particular application.

| Table 4. PECL DC Characteristics (VCC = $2.5V \pm 5\%$ of VCC = $3.3V \pm 5\%$ , VEE = GND, 1J = 0°C to +110°C) |  |  |  |  |                           |   |  |
|---|--|--|--|--|---------------------------|---|--|
| Symbol  | Characteristics  | Min  | Тур  | Max  | Unit                      | Condition                                     |  |
| Clock input pair CLKA, CLKA, CLKB, CLKB (PECL differential signals)   |  |  |  |  |                           |   |  |
| V <sub>PP</sub>   | Differential input voltagea  | 0.1  |  | 1.3 V Differentia                            |                           | Differential operation                        |  |
| VCMR  | Differential cross point voltageb                                      | 1.0  |  | V <sub>CC</sub> - 0.3                        | C - 0.3 V Differential or |   |  |
| IIN   | Input Current <sup>a</sup>   |  |  | ±100   | μΑ                        | $V_{IN} = V_{IL} \text{ or } V_{IN} = V_{IH}$ |  |
| PECL clock  | outputs (QA0-4, QA0-4, QB0-4, QB0-4)                                   |  |  |  |                           |   |  |
| VOH   | Output High Voltage  | V <sub>CC</sub> -1.2                         | V <sub>CC</sub> -1.005                           | V <sub>CC</sub> -0.7                         | V                         | IOH = -30 mA <sup>C</sup>                     |  |
| VOL   | Output Low Voltage $V_{CC} = 3.3V\pm5\%$<br>$V_{CC} = 2.5V\pm5\%$      | V <sub>CC</sub> -1.9<br>V <sub>CC</sub> -1.9 | V <sub>CC</sub> -1.705<br>V <sub>CC</sub> -1.705 | V <sub>CC</sub> -1.5<br>V <sub>CC</sub> -1.3 | V                         | $I_{OL} = -5 \text{ mAc}$                     |  |
| Supply curr   | ent and V <sub>BB</sub>  |  |  |  |                           |   |  |
| IEE   | Maximum Quiescent Supply Current<br>without output termination current |  | 60   | 100  | mA                        | VEE pin                                       |  |
| V <sub>BB</sub>   | Output reference voltage   | V <sub>CC</sub> -1.38                        | V <sub>CC</sub> -1.26                            | V <sub>CC</sub> -1.14                        | V                         | I <sub>BB</sub> = 0.2 mA                      |  |

### Table 4. PECL DC Characteristics (V<sub>CC</sub> = $2.5V \pm 5\%$ or V<sub>CC</sub> = $3.3V \pm 5\%$ , V<sub>EE</sub> = GND, T<sub>J</sub> = $0^{\circ}$ C to +110°C)

a. VPP (DC) is the minimum differential input voltage swing required to maintain device functionality

b. V<sub>CMR</sub> (DC) is the crosspoint of the differential input signal. Functional operation is obtained when the crosspoint is within the V<sub>CMR</sub> (DC) range and the input swing lies within the V<sub>PP</sub> (DC) specification.

c. Equivalent to a termination of  $50\Omega$  to V<sub>TT</sub>.

### Table 5. ECL DC Characteristics (V<sub>EE</sub> = -2.5V $\pm$ 5% or V<sub>EE</sub> = -3.3V $\pm$ 5%, V<sub>CC</sub> = GND, T<sub>J</sub> = 0°C to +110°C)

| Symbol   | Characteristics  | Min                   | Тур              | Max          | Unit                   | Condition                                     |  |  |
|--|--|-----------------------|------------------|--------------|------------------------|---|--|--|
| Clock input pair CLKA, CLKB, CLKB (ECL differential signals) |  |                       |                  |              |                        |   |  |  |
| VPP  | VPP Differential input voltagea  |                       | 1.3 V D          |              | Differential operation |   |  |  |
| VCMR   | Differential cross point voltage <sup>b</sup>                              | V <sub>EE</sub> + 1.0 |                  | -0.3         | V                      | Differential operation                        |  |  |
| IIN  | Input Current <sup>a</sup>   |                       |                  | ±100         | μA                     | $V_{IN} = V_{IL} \text{ or } V_{IN} = V_{IH}$ |  |  |
| ECL clock outputs (QA0-4, QA0-4, QB0-4, QB0-4)               |  |                       |                  |              |                        |   |  |  |
| Vон  | Output High Voltage  | -1.2                  | -1.005           | -0.7         | V                      | I <sub>OH</sub> = -30 mA <sup>c</sup>         |  |  |
| V <sub>OL</sub>  | Output Low Voltage $V_{CC} = 3.3V \pm 5\%$<br>$V_{CC} = 2.5V \pm 5\%$      | -1.9<br>-1.9          | -1.705<br>-1.705 | -1.5<br>-1.3 | V                      | $I_{OL} = -5 \text{ mAC}$                     |  |  |
| Supply current and V <sub>BB</sub>                           |  |                       |                  |              |                        |   |  |  |
| IEE  | IEE Maximum Quiescent Supply Current<br>without output termination current |                       | 60               | 100          | mA                     | VEE pin                                       |  |  |
| V <sub>BB</sub>  | Output reference voltage   | -1.38                 | -1.26            | -1.14        | V                      | I <sub>BB</sub> = 0.2 mA                      |  |  |

a. VPP (DC) is the minimum differential input voltage swing required to maintain device functionality

b. V<sub>CMR</sub> (DC) is the crosspoint of the differential input signal. Functional operation is obtained when the crosspoint is within the V<sub>CMR</sub> (DC) range and the input swing lies within the V<sub>PP</sub> (DC) specification.

c. Equivalent to a termination of 50  $\Omega$  to VTT.

| (PECL: V <sub>CC</sub> = 3.3V ± 5% or V <sub>CC</sub> = 2.5V ± 5%, V <sub>EE</sub> = GND, T <sub>J</sub> = 0°C to +110°C) <sup>a b</sup> |  |                             |                      |                                |             |  |  |
|--|--|-----------------------------|----------------------|--------------------------------|-------------|--|--|
| Symbol   | Characteristics  | Min                         | Тур                  | Max                            | Unit        | Condition  |  |
| Clock inpu   | t pair CLKA, CLKA, CLKB, CLKB (PECL or ECL   | differential signa          | ls)                  |                                |             |  |  |
| V <sub>PP</sub>  | Differential input voltage <sup>C</sup> (peak-to-peak)                               | 0.3                         | 0.3                  | 1.3                            | V           |  |  |
| VCMR   | Differential input crosspoint voltage <sup>d</sup><br>PECL<br>ECL                    | 1.2<br>V <sub>EE</sub> +1.2 |                      | V <sub>CC</sub> - 0.3<br>-0.3V | V<br>V      |  |  |
| ECL clock  | outputs (Q0-9, Q0-9)   |                             |                      |                                |             |  |  |
| <sup>f</sup> CLK   | Input Frequency  | 0                           |                      | 3000                           | MHz         | Differential                                       |  |
| <sup>t</sup> PD  | Propagation Delay<br>CLKA to QAx or CLKB to QBx                                      | 175                         | 260                  | 350                            | ps          | Differential                                       |  |
| V <sub>O</sub> (P-P)   | Differential output voltage (peak-to-peak) f_O < 1.1 GHz f_O < 2.5 GHz f_O < 3.0 GHz | 0.45<br>0.35<br>0.20        | 0.70<br>0.55<br>0.35 |                                | V<br>V<br>V |  |  |
| <sup>t</sup> sk(O)   | Output-to-output skew (per bank)   |                             | 13                   | 30                             | ps          | Differential                                       |  |
| <sup>t</sup> sk(PP)  | Output-to-output skew (part-to-part)   |                             |                      | 175                            | ps          | Differential                                       |  |
| <sup>t</sup> JIT(CC)   | Output cycle-to-cycle jitter   |                             |                      | TBD                            |             |  |  |
| <sup>t</sup> SK(P)   | Output pulse skew <sup>e</sup>   |                             |                      | 50                             | ps          |  |  |
| DCQ  | Output Duty Cycle f <sub>REF</sub> < 0.1 GHz<br>f <sub>REF</sub> < 1.0 GHz           | 49.5<br>45.0                | 50<br>50             | 50.5<br>55.0                   | %<br>%      | DC <sub>REF</sub> = 50%<br>DC <sub>REF</sub> = 50% |  |
| t <sub>r</sub> , t <sub>f</sub>  | Output Rise/Fall Time  | 30                          |                      | 250                            | ps          | 20% to 80%   |  |

 Table 6. AC Characteristics (ECL:  $V_{EE} = -3.3V \pm 5\%$  or  $V_{EE} = -2.5V \pm 5\%$ ,  $V_{CC} = GND$ ) or

 (PECL:  $V_{CC} = 3.3V \pm 5\%$  or  $V_{CC} = 2.5V \pm 5\%$ ,  $V_{EE} = GND$ ,  $T_J = 0^{\circ}C$  to +110°C)<sup>a b</sup>

a. AC characteristics are design targets and pending characterization.

b. AC characteristics apply for parallel output termination of  $50\Omega$  to V<sub>TT</sub>.

c. Vpp (AC) is the minimum differential ECL/PECL input voltage swing required to maintain AC characteristics including tpd and device-to-device skew.

d. V<sub>CMR</sub> (AC) is the crosspoint of the differential ECL/PECL input signal. Normal AC operation is obtained when the crosspoint is within the V<sub>CMR</sub> (AC) range and the input swing lies within the V<sub>PP</sub> (AC) specification. Violation of V<sub>CMR</sub> (AC) or V<sub>PP</sub> (AC) impacts the device propagation delay, device and part-to-part skew.

e. Output pulse skew is the absolute difference of the propagation delay times: | tPLH - tPHL |.





Figure 3.MC100ES6210 AC test reference

# NOTES

MC100ES6210



ы.

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer. MOTOROLA and the Wotorola are registered in the US Patent & Trademark Office. All other product or service names are the property of their respective owners.

© Motorola, Inc. 2002.

#### How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado 80217. 1–303–675–2140 or 1–800–441–2447

JAPAN: Motorola Japan Ltd.; SPS, Technical Information Center, 3–20–1, Minami–Azabu. Minato–ku, Tokyo 106–8573 Japan. 81–3–3440–3569

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Centre, 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong. 852–26668334

Technical Information Center: 1-800-521-6274

HOME PAGE: http://www.motorola.com/semiconductors/



For More Information On This Product, Go to: www.freescale.com