MC34167

MOTOROLA SEMICONDUCTOR **TECHNICAL DATA**


Advance Information **Power Switching Regulator**

The MC34167, MC33167 series are high performance fixed frequency power switching regulators that contain the primary functions required for DC-to-DC converters. This series was specifically designed to be incorporated in step-down and voltage-inverting configurations with a minimum number of external components and can also be used cost effectively in step-up applications.


These devices consist of an internal temperature compensated reference, fixed frequency oscillator with on-chip timing components, latching pulse width modulator for single pulse metering, high gain error amplifier, and a high current output switch.

Protective features consist of cycle-by-cycle current limiting, undervoltage lockout, and thermal shutdown. Also included is a low power standby mode that reduces power supply current to 36 μ A.

- Output Switch Current in Excess of 5.0 A
- Fixed Frequency Oscillator (72 kHz) with On-Chip Timing
- Provides 5.05 V Output Without External Resistor Divider
- Precision 2.0% Reference
- 0% to 95% Output Duty Cycle
- Cycle-By-Cycle Current Limiting
- Undervoltage Lockout with Hysteresis
- Internal Thermal Shutdown
- Operation from 7.5 V to 40 V
- Standby Mode Reduces Power Supply Current to 36 μA
- Economical Five Lead TO-220 Package



This document contains information on a new product. Specifications and information herein are subject to change without notice.



Device	Temperature Range	Package
MC34167T	0° to +70°C	Plastic Power
MC33167T	-40° to +85°C	Plastic Power

©MOTOROLA INC., 1991

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Power Supply Input Voltage	V _{CC}	40	V
Switch Output Voltage Range	VO(switch)	– 2.0 to + V _{in}	V
Voltage Feedback and Compensation Input Voltage Range	VFB, VComp	-1.0 to +7.0	v
Power Dissipation and Thermal Characteristics (Note 1) Maximum Power Dissipation @ T _C = 70°C Thermal Resistance Junction to Case (Pin 3) Maximum Power Dissipation @ T _A = 25°C Thermal Resistance Junction-to-Air	ΡD θJC ΡD θJA	34.7 2.3 1.9 65	₩ °C/₩ ₩ °C/₩
Operating Junction Temperature	Tj	+ 150	°C
Operating Ambient Temperature (Note 3) MC34167 MC33167	TA	0 to +70 −40 to +85	°C
Storage Temperature Range	T _{stg}	-65 to +150	°C

DESIGN

ELECTRICAL CHARACTERISTICS ($V_{CC} = 12$ V, for typical values $T_A = 25^{\circ}$ C, for min/max values T_A is the operating ambient temperature range that applies [Note 2, 3] unless otherwise noted.)

Characteristic	Symbol	Min	Тур	Max	Unit
OSCILLATOR					
Frequency (V _{CC} = 7.5 V to 40 V) $T_A = 25^{\circ}C$ $T_A = T_{low}$ to Thigh	fosc	65 62	72 —	79 81	kHz
ERROR AMPLIFIER					
Voltage Feedback Input Threshold $T_A = 25^{\circ}C$ $T_A = T_{low}$ to T_{high}	VFB(th)	4.95 4.85	5.05 —	5.15 5.20	V
Line Regulation (V _{CC} = 7.5 V to 40 V, $T_A = 25^{\circ}$ C)	Regline	_	0.03	0.078	%/V
Input Bias Current (V _{FB} = V _{FB(th)} + 0.15 V)	l _{IB}		0.15	1.0	μΑ
Power Supply Rejection Ratio (V _{CC} = 10 V to 20 V)	PSRR	60	80		dB
Output Voltage Swing High State ($I_{Source} = 75 \ \mu A$, VFB = 4.7 V) Low State ($I_{Sink} = 0.4 \ mA$, VFB = 5.5 V)	VOH VOL	4.2	4.9 1.6	— 1.9	V
PWM COMPARATOR					
Duty Cycle (V _{CC} = 20 V) Maximum (V _{FB} = 0 V) Minimum (V _{Comp} = 1.9 V)	DC _(max) DC _(min)	92 0	95 0	98 0	%
SWITCH OUTPUT					
Output Voltage Source Saturation ($V_{CC} = 7.5 \text{ V}$, $I_{Source} = 5.0 \text{ A}$)	V _{sat}	—	(V _{CC} – 1.5)	(V _{CC} – 1.8)	v
Off-State Leakage ($V_{CC} = 40 V_{e}$ Pin 2 = Gnd)	I _{sw(off)}		0	100	μA
Current Limit Threshold ($V_{CC} = 7.5 V$)	Ipk(switch)	5.5	6.5	7.5	A
Switching Times (V _{CC} = 40 V, I_{pk} = 5.0 A, L = 225 µH, T _A = 25°C) Output Voltage Rise Time Output Voltage Fall Time	t _r		100 50	200 100	ns
UNDERVOLTAGE LOCKOUT					
Start-Up Threshold (V _{CC} Increasing, $T_A = 25^{\circ}C$)	V _{th(UVLO)}	5.5	5.9	6.3	٧
Hysteresis (V _{CC} Decreasing, $T_A = 25^{\circ}$ C)	VH(UVLO)	0.6	0.9	1.2	V
TOTAL DEVICE					
Power Supply Current ($T_A = 25^{\circ}$ C) Standby ($V_{CC} = 12 V$, $V_{Comp} < 0.15 V$) Operating ($V_{CC} = 40 V$, Pin 1 = Gnd for maximum duty cycle) Notes: 1. Maximum package power dissipation limits must be observed to prevent	ICC	_	36 40	100 53	μA mA

Notes: 1. Maximum package power dissipation limits must be observed to prevent thermal shutdown activation.2. Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient as possible.3. $T_{low} = 0^{\circ}$ C for MC34167 $= -40^{\circ}$ C for MC33167Thigh = +70^{\circ}C for MC33167




FIGURE 2 - VOLTAGE FEEDBACK INPUT BIAS

FIGURE 1 — VOLTAGE FEEDBACK INPUT THRESHOLD versus TEMPERATURE

MC34167 • MC33167




FIGURE 7 — SWITCH OUTPUT SOURCE SATURATION versus SOURCE CURRENT

V_{sat}, SWITCH OUTPUT SOURCE SATURATION (V)

MC34167 • MC33167

MOTOROLA 4

FIGURE 8 --- NEGATIVE SWITCH OUTPUT VOLTAGE versus TEMPERATURE

INTRODUCTION

The MC34167, MC33167 series are monolithic power switching regulators that are optimized for DC-to-DC converter applications. These devices operate as fixed frequency, voltage mode regulators containing all the active functions required to directly implement stepdown and voltage-inverting converters with a minimum number of external components. They can also be used cost effectively in step-up converter applications. Potential markets include automotive, computer, industrial, and cost sensitive consumer products. A description of each section of the device is given below with the representative block diagram shown in Figure 13.

Oscillator

The oscillator frequency is internally programmed to 72 kHz by capacitor C_T and a trimmed current source. The charge to discharge ratio is controlled to yield a 95% maximum duty cycle at the Switch Output. During the discharge of C_T , the oscillator generates an internal blanking pulse that holds the inverting input of the AND gate high, disabling the output switch transistor. The nominal oscillator peak and valley thresholds are 4.1 V and 2.3 V respectively.

Pulse Width Modulator

The Pulse Width Modulator consists of a comparator with the oscillator ramp voltage applied to the noninverting input, while the error amplifier output is applied into the inverting input. Output switch conduction is initiated when C_T is discharged to the oscillator valley voltage. As C_T charges to a voltage that exceeds the error amplifier output, the latch resets, terminating output transistor conduction for the duration of the oscillator ramp-up period. This PWM/Latch combination prevents multiple output pulses during a given oscillator clock cycle. Figures 6 and 14 illustrate the switch output duty cycle versus the compensation voltage.

Current Sense

The MC34167 series utilizes cycle-by-cycle current limiting as a means of protecting the output switch transistor from overstress. Each on-cycle is treated as a separate situation. Current limiting is implemented by monitoring the output switch transistor current buildup during conduction, and upon sensing an overcurrent condition, immediately turning off the switch for the duration of the oscillator ramp-up period.

The collector current is converted to a voltage by an internal trimmed resistor and compared against a reference by the Current Sense comparator. When the current limit threshold is reached, the comparator resets the PWM latch. The current limit threshold is typically set at 6.5 A. Figure 9 illustrates switch output current limit threshold versus temperature.

Error Amplifier and Reference

A high gain Error Amplifier is provided with access to the inverting input and output. This amplifier features a typical DC voltage gain of 80 dB, and a unity gain bandwidth of 600 kHz with 70 degrees of phase margin (Figure 3). The noninverting input is biased to the internal 5.05 V reference and is not pinned out. The reference has an accuracy of $\pm 2.0\%$ at room temperature. To provide 5.0 V at the load, the reference is programmed 50 mV above 5.0 V to compensate for a 1.0% voltage drop in the cable and connector from the converter output. If the converter design requires an output voltage greater than 5.05 V, resistor R₁ must be added to form a divider network at the feedback input as shown in Figures 13 and 18. The equation for determining the output voltage with the divider network is:

$$V_{out} = 5.05 \left(\frac{R_2}{R_1} + 1\right)$$

External loop compensation is required for converter stability. A simple low-pass filter is formed by connecting a resistor (R₂) from the regulated output to the inverting input, and a series resistor-capacitor (RF, CF) between Pins 1 and 5. The compensation network component values shown in each of the applications circuits were selected to provide stability over the tested operating conditions. The step-down converter (Figure 18) is the easiest to compensate for stability. The step-up (Figure 20) and voltage-inverting (Figure 22) configurations operate as continuous conduction flyback converters, and are more difficult to compensate. The simplest way to optimize the compensation network is to observe the response of the output voltage to a step load change, while adjusting RF and CF for critica damping. The final circuit should be verified for stability under four boundary conditions. These conditions are minimum and maximum input voltages, with minimum and maximum loads.

By clamping the voltage on the error amplifier output (Pin 5) to less than 150 mV, the internal circuitry will be placed into a low power standby mode, reducing the power supply current to 36 μ A with a 12 V supply voltage. Figure 10 illustrates the standby supply current versus supply voltage.

The Error Amplifier output has a 100 μ A current source pull-up that can be used to implement soft-start. Figure 17 shows the current source charging capacitor CSS through a series diode. The diode disconnects CSS from the feedback loop when the 1.0 M resistor charges it above the operating range of Pin 5.

Switch Output

The output transistor is designed to switch a maximum of 40 V, with a minimum peak collector current of 5.5 A. When configured for step-down or voltage-inverting applications, as in Figures 18 and 22, the inductor will forward bias the output rectifier when the switch turns off. Rectifiers with a high forward voltage drop or long turn-on delay time should not be used. If the emitter is allowed to go sufficiently negative, collector current will flow, causing additional device heating and reduced conversion efficiency. Figure 8 shows that by clamping the emitter to 0.5 V, the collector current will be in the range of 100 μ A over temperature. A 1N5825 or equivalent Schottky barrier rectifier is recommended to fulfill these requirements.

Undervoltage Lockout

An Undervoltage Lockout comparator has been incorporated to guarantee that the integrated circuit is fully functional before the output stage is enabled. The internal reference voltage is monitored by the comparator which enables the output stage when V_{CC} exceeds 5.9 V. To prevent erratic output switching as the threshold is crossed, 0.9 V of hysteresis is provided.

Thermal Protection

Internal Thermal Shutdown circuitry is provided to protect the integrated circuit in the event that the maximum junction temperature is exceeded. When activated, typically at 170°C, the latch is forced into a 'reset' state, disabling the output switch. This feature is provided to prevent catastrophic failures from accidental device overheating. It is not intended to be used as a substitute for proper heatsinking. The MC34167 is contained in a 5-lead TO-220 type package. The tab of the package is common with the center pin (Pin 3) and is normally connected to ground.

DESIGN CONSIDERATIONS

Do not attempt to construct a converter on wirewrap or plug-in prototype boards. Special care should be taken to separate ground paths from signal currents and ground paths from load currents. All high current loops should be kept as short as possible using heavy copper runs to minimize ringing and radiated EMI. For best operation, a tight component layout is recommended. Capacitors C_{in} , C_{O} , and all feedback components should be placed as close to the IC as physically possible. It is also imperative that the Schottky diode connected to the Switch Output be located as close to the IC as possible.






FIGURE 18 --- STEP-DOWN CONVERTER



Test	Condition	Results
Line Regulation	$V_{in} = 10 V \text{ to } 36 V, I_0 = 5.0 \text{ A}$	$4.0 \text{ mV} = \pm 0.039\%$
Load Regulation	$V_{in} = 12 V, I_0 = 0.25 A to 5.0 A$	$1.0 \text{ mV} = \pm 0.01\%$
Output Ripple	$V_{in} = 12 V, I_0 = 5.0 A$	20 mV _{p-p}
Short Circuit Current	$V_{in} = 12 V_{x} R_{L} = 0.1 \Omega$	6.5 A
Efficiency	$V_{in} = 12 V, I_O = 5.0 A$ $V_{in} = 24 V, I_O = 5.0 A$	78.9% 82.6%

L = Coilcraft M1496-A or ELMACO CHK1050, 42 turns of #16 AWG on Magnetics Inc. 58350-A2 core. Heatsink = AAVID Engineering Inc. 5903B, or 5930B.

The Step-Down Converter application is shown in Figure 18. The output switch transistor Ω_1 interrupts the input voltage, generating a squarewave at the LCO filter input. The filter averages the squarewaves, producing a DC output voltage that can be set to any level between V_{in} and V_{ref} by controlling the percent conduction time of Ω_1 to that of the total oscillator cycle time. If the converter design requires an output voltage greater than 5.05 V, resistor R₁ must be added to form a divider network at the feedback input.





MOTOROLA 8 BOTTOM VIEW

MC34167 • MC33167

MC34167

TOP VIEW






*Gate resistor R_G , zener diode D_3 , and diode D_4 are required only when V_{in} is greater than 20 V.

Test	Condition	Results
Line Regulation	$V_{in} = 10 V \text{ to } 24 V, I_0 = 0.9 \text{ A}$	$10 \text{ mV} = \pm 0.017\%$
Load Regulation	$V_{in} = 12 V, I_0 = 0.1 A to 0.9 A$	$30 \text{ mV} = \pm 0.053\%$
Output Ripple	$V_{in} = 12 V, I_0 = 0.9 A$	140 mV _{p-p}
Short Circuit Current	$V_{in} = 12 V_{i} R_{L} = 0.1 \Omega$	6.0 A
Efficiency	$V_{in} = 12 V, I_0 = 0.9 A$ $V_{in} = 24 V, I_0 = 0.9 A$	80.1% 87.8%

L = Coilcraft M1496-A or ELMACO CHK1050, 42 turns of #16 AWG on Magnetics Inc. 58350-A2 core. Heatsink = AAVID Engineering Inc. MC34167: 5903B or 5930B MTP3055EL: 5925B


Figure 20 shows that the MC34167 can be configured as a step-up/down converter with the addition of an external power MOSFET. Energy is stored in the inductor during the on-time of transistors Q_1 and Q_2 . During the off-time, the energy is transferred, with respect to ground, to the output filter capacitor and load. This circuit configuration has two significant advantages over the basic step-up converter circuit. The first advantage is that output short circuit protection is provided by the MC34167, since Q1 is directly in series with Vin and the load. Second, the output voltage can be programmed to be less than V_{in} . Notice that during the off-time, the inductor forward biases diodes D_1 and D_2 , transferring its energy with respect to ground rather than with respect to V_{in} . When operating with V_{in} greater than 20 V, a gate protection network is required for the MOSFET. The network consists of components R_g , D_3 , and D_4 .

FIGURE 21 - STEP-UP/DOWN CONVERTER PRINTED CIRCUIT BOARD AND COMPONENT LAYOUT



TOP VIEW

MC34167 • MC33167




Test	Condition	Results
Line Regulation	$V_{in} = 10 V$ to 24 V, $I_0 = 1.7 A$	$15 \text{ mV} = \pm 0.61\%$
Load Regulation	$V_{in} = 12 V, I_0 = 0.1 A \text{ to } 1.7 A$	$4.0 \text{ mV} = \pm 0.020\%$
Output Ripple	$V_{in} = 12 V_{10} = 1.7 A$	78 mV _{p-p}
Short Circuit Current	$V_{in} = 12 V, R_{L} = 0.1 \Omega$	5.7 A
Efficiency	$V_{in} = 12 V, I_0 = 1.7 A$ $V_{in} = 24 V, I_0 = 1.7 A$	79.5% 86.2%


L = Coilcraft M1496-A or ELMACO CHK1050, 42 turns of #16 AWG on Magnetics Inc. 58350-A2 core. Heatsink = AAVID Engineering Inc. 5903B, or 5930B

Two potential problems arise when designing the standard voltage-inverting converter with the MC34167. First, the Switch Output emitter is limited to -1.5 V with respect to the ground pin and second, the Error Amplifier's noninverting input is internally committed to the reference and is not pinned out. Both of these problems are resolved by connecting the IC ground pin to the converter's negative output as shown in Figure 22. This keeps the emitter of Q₁ positive with respect to the ground pin and has the effect of reversing the Error Amplifier inputs. Note that the voltage drop across R₁ is equal to 5.05 V when the output is in regulation.


FIGURE 23 - VOLTAGE-INVERTING CONVERTER PRINTED CIRCUIT BOARD AND COMPONENT LAYOUT



BOTTOM VIEW



TOP VIEW



Test		Condition	Results
Line Regulation	5.0 V 12 V – 12 V	$V_{in} = 15 V \text{ to } 30 V$, $I_{O1} = 3.0 \text{ A}$, $I_{O2} = 250 \text{ mA}$, $I_{O3} = 200 \text{ mA}$	3.0 mV = ±0.029% 572 mV = ±2.4% 711 mV = ±2.9%
Load Regulation	5.0 V 12 V – 12 V	$V_{in} = 24 V$, $I_{O1} = 30 \text{ mA}$ to 3.0 A, $I_{O2} = 250 \text{ mA}$, $I_{O3} = 200 \text{ mA}$ $V_{in} = 24 V$, $I_{O1} = 3.0 \text{ A}$, $I_{O2} = 100 \text{ mA}$ to 250 mA, $I_{O3} = 200 \text{ mA}$ $V_{in} = 24 V$, $I_{O1} = 3.0 \text{ A}$, $I_{O2} = 250 \text{ mA}$, $I_{O3} = 75 \text{ mA}$ to 200 mA	1.0 mV = ±0.009% 409 mV = ±1.5% 528 mV = ±2.0%
Output Ripple	5.0 V 12 V 12 V	$V_{in} = 24 V_{1} I_{01} = 3.0 A_{1} I_{02} = 250 mA_{1} I_{03} = 200 mA_{1}$	75 mV _{p-p} 20 mV _{p-p} 20 mV _{p-p}
Short Circuit Current	5.0 V 12 V - 12 V	$V_{in} = 24 V, R_{L} = 0.1 \Omega$	6.5 A 2.7 A 2.2 A
Efficiency	TOTAL	$v_{in} = 24 \text{ V}, \text{ I}_{01} = 3.0 \text{ A}, \text{ I}_{02} = 250 \text{ mA}, \text{ I}_{03} = 200 \text{ mA}$	84.2%


T1 = Primary — Coilcraft M1496 A or ELMACO CHK1050, 42 turns of #16 AWG on Magnetics Inc. 58350-A2 core.

 $\begin{array}{l} \mbox{Secondary} \longrightarrow V_{O2} \longrightarrow 69 \mbox{ turns of } \#26 \mbox{ AWG} \\ V_{O3} \longrightarrow 104 \mbox{ turns of } \#28 \mbox{ AWG} \\ \mbox{Heatsink} = \mbox{AAVID Engineering Inc. 5903B, or 5930B.} \end{array}$

Multiple auxiliary outputs can easily be derived by winding secondaries on the main output inductor to form a transformer. The secondaries must be connected so that the energy is delivered to the auxiliary outputs when the Switch Output turns off. During the off-time, the voltage across the primary winding is regulated by the feedback loop, yielding a constant Volts/Turn ratio. The number of turns for any given secondary voltage can be calculated by the following equation:

> VO(SEC) + VF(SEC) # TURNS(SEC) = VO(PRI) + VF(PRI) # TURNS(PRI)


Note that the 12 V winding is stacked on top of the 5.0 V output. This reduced the number of secondary turns and improves load regulation. For best auxiliary regulation, the auxiliary outputs should be less than 33% of the total output power.



Test	Condition	Results
Line Regulation	$V_{in} = -10 V \text{ to } -20 V, I_0 = 0.3 A$	$266 \text{ mV} = \pm 0.38\%$
Load Regulation	$V_{in} = -12 V, I_0 = 0.03 A to 0.3 A$	$7.90 \text{ mV} = \pm 1.1\%$
Output Ripple	$V_{in} = -12 V, i_0 = 0.3 A$	100 mVp-p
Efficiency	$V_{in} = -12 V, I_0 = 0.3 A$	78.4%


L = ELMACO CHK1050, 42 turns of #16 AWG on Magnetics Inc. 58350-A2 core. Heatsink = AAVID Engineering Inc. 5903B, or 5930B





	· · · · · · · · · · · · · · · · · · ·	
FIGURE 26 —	VARIABLE MOTOR SPEED	CONTROL WITH EMF FEEDBACK SENSING

Test	Condition	Results
Low Speed Line Regulation	$V_{in} = 12 \text{ to } 24 \text{ V}$	1760 RPM ±1%
High Speed Line Regulation	V _{in} = 12 to 24 V	3260 RPM ±6%



The MC34167 can be used cost effectively in off-line applications even though it is limited to a maximum input voltage of 40 V. Figure 27 shows a simple and efficient method for converting the AC line voltage down to 24 V. This preconverter has a total power rating of 125 W with a conversion efficiency of 90%. Transformer T₁ provides output isolation from the AC line and isolation between each of the secondaries. The circuit self-oscillates at 50 kHz and is controlled by the saturation characteristics of T₂ Multiple MC34167 post regulators can be used to provide accurate independently regulated outputs for a distributed power system.

TABLE 1 — DESIGN EQUATIONS

Calculation	Step-Down	Step-Up/Down	Voltage-Inverting
<u>ton</u> toff Note 1, 2	$\frac{V_{out} + V_F}{V_{in} - V_{sat} - V_{out}}$	$\frac{V_{out} + V_{F1} + V_{F2}}{V_{in} - V_{satQ1} - V_{satQ2}}$	<u> V_{out} + V_F</u> V _{in} - V _{sat}
ton	$\frac{\frac{t_{on}}{t_{off}}}{f_{osc}\left(\frac{t_{on}}{t_{off}}+1\right)}$	$\frac{\frac{t_{on}}{t_{off}}}{f_{osc}\left(\frac{t_{on}}{t_{off}}+1\right)}$	$\frac{\frac{t_{on}}{t_{off}}}{f_{osc}\left(\frac{t_{on}}{t_{off}}+1\right)}$
Duty Cycle Note 3	t _{on} f _{osc}	t _{on} f _{osc}	ton fose
I _{L avg}	lout	$I_{out}\left(\frac{t_{on}}{t_{off}}+1\right)$	$lout \left(\frac{t_{on}}{t_{off}} + 1 \right)$
pk(switch)	$I_{L avg} + \frac{\Delta I_{L}}{2}$	$I_{L avg} + \frac{\Delta I_{L}}{2}$	$I_{L}avg + \frac{\Delta I_{L}}{2}$
L	$\left(\frac{v_{in}-v_{sat}-v_{out}}{\Delta I_L}\right)t_{on}$	$\left(\frac{V_{in}-V_{satQ1}-V_{satQ2}}{\Delta I_L}\right)t_{on}$	$\left(\frac{V_{in}-V_{sat}}{\Delta I_L}\right)t_{on}$
V _{ripple(p-p)}	$\Delta I_L \sqrt{\left(\frac{1}{8f_{osc}C_o}\right)^2 + (ESR)^2}$	$\left(\frac{t_{on}}{t_{off}}+1\right)\sqrt{\left(\frac{1}{f_{osc}C_{o}}\right)^{2}+(ESR)^{2}}$	$\left(\frac{t_{OI}}{t_{Off}}+1\right)\sqrt{\left(\frac{1}{f_{OSC}C_O}\right)^2+(ESR)^2}$
V _{out}	$V_{ref}\left(\frac{R_2}{R_1}+1\right)$	$V_{ref}\left(\frac{R_2}{R_1}+1\right)$	$V_{ref}\left(\frac{R_2}{R_1}+1\right)$

Notes: 1) V_{sat} — Switch Output source saturation voltage, refer to Figure 7. 2) VF — Output rectifier forward voltage drop. Typical value for 1N5825 Schottky barrier rectifier is 0.35 V.

3) Duty cycle is calculated at the minimum operating input voltage and must not exceed the guaranteed

minimum DC(max) specification of 0.92.

The following converter characteristics must be chosen:


Vout — Desired output voltage. Iout — Desired output current.

lout

- Desired peak-to-peak inductor ripple current. For maximum output current especially when the duty cycle is greater than 0.5, it is ΔI_L suggested that ΔI_{L} be chosen to be less than 10% of the average inductor current I_{Lavg} . This will help prevent $I_{pk}(switch)$ from reaching the guaranteed minimum current limit threshold of 5.5 A. If the design goal is to use a minimum inductance value, let $\Delta I_L = 2$ ($I_L avg$). This will proportionally reduce the converter's output current capability. Desired peak-to-peak output ripple voltage. For best performance, the ripple voltage should be kept to less than 2% of V_{out}.

Vripple(p-p) -Capacitor Co should be a low equivalent series resistance (ESR) electrolytic designed for switching regulator applications

OUTLINE DIMENSIONS



Literature Distribution Centers:

USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036.

EUROPE: Motorola Ltd.; European Literature Center; 88 Tanners Drive, Blakelands, Milton Keynes, MK14 5BP, England. JAPAN: Nippon Motorola Ltd.; 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141 Japan.

ASIA-PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.

