Integrated Device Technology, Inc.

FEATURES:

- 128K x 8 memory configuration
- High speed - 66 MHz (9 ns Clock-to-Data Access)
- Flow-Through Output
- No dead cycles between Write and Read Cycles
- Low power deselect mode
- Single 3.3V power supply (±5%)
- Packaged in 44-lead SOJ

DESCRIPTION:

The IDT71V509 is a 3.3V high-speed 1,024,576-bit synchronous SRAM organized as 128K x 8. It is designed to eliminate dead cycles when turning the bus around between reads and writes, or writes and reads. Thus, it has been given the name ZBT™, or Zero Bus Turnaround™.

Addresses and control signals are applied to the SRAM during one clock cycle, and one clock cycle later its associated data cycle occurs, be it read or write.

The IDT71V509 contains data, address, and control signal registers. Output Enable is the only asynchronous signal, and can be used to disable the output at any time.

A Clock Enable ($\overline{CEN}$) pin allows operation of the IDT71V509 to be suspended as long as necessary. All synchronous inputs are ignored when $\overline{CEN}$ is high. A Chip Select ($\overline{CS}$) pin allows the user to deselect the device when desired. If $\overline{CS}$ is high, no new memory operation is initiated, but any pending data transfers (reads and writes) will still be completed.

The IDT71V509 utilizes IDT's high-performance 3.3V CMOS process, and is packaged in a JEDEC Standard 400-mil 44-lead small outline J-lead plastic package (SOJ) for high board density.

FUNCTIONAL BLOCK DIAGRAM

3618 drw 01

COMMERCIAL TEMPERATURE RANGE

AUGUST 1996

PIN CONFIGURATION

```
            A0  ⊏  1          44  ⊐  NC(4)
            A1  ⊏  2          43  ⊐  A16
            A2  ⊏  3          42  ⊐  A15
           VSS  ⊏  4          41  ⊐  A14
          I/O7  ⊏  5          40  ⊐  A13
          I/O6  ⊏  6          39  ⊐  A12
           VDD  ⊏  7          38  ⊐  A11
          I/O5  ⊏  8          37  ⊐  WE
          I/O4  ⊏  9          36  ⊐  VDD(5)
            OE  ⊏  10         35  ⊐  CLK
           VDD  ⊏  11 SO44-1  34  ⊐  VSS
           VSS  ⊏  12         33  ⊐  VDD
           VSS  ⊏  13         32  ⊐  NC(1)
          I/O3  ⊏  14         31  ⊐  CS
          I/O2  ⊏  15         30  ⊐  CEN
           VDD  ⊏  16         29  ⊐  A10
          I/O1  ⊏  17         28  ⊐  A9
          I/O0  ⊏  18         27  ⊐  A8
           VSS  ⊏  19         26  ⊐  A7
         NC(2)  ⊏  20         25  ⊐  A6
            A3  ⊏  21         24  ⊐  A5
            A4  ⊏  22         23  ⊐  NC(3)
```

Notes:
1. Pin 32: Future control input
2. Pin 20: Future I/O8
3. Pin 23: Future A17
4. Pin 44: Future A18
5. Pin 36 does not need to be connected directly to VDD, as long as it is ≥ VIH.

## TOP VIEW   3618 drw 02

PIN DEFINITIONS[1]

Symbol	Pin Function	I/O	Active	Description
A_0-A_{16}	Address Inputs	I	N/A	Synchronous Address inputs. The address is registered on every rising edge of CLK if $\overline{CEN}$ and $\overline{CS}$ are both low.
CLK	Clock	I	N/A	The clock input. Except for $\overline{OE}$, all input and output timing references for the device are with respect to the rising edge of CLK.
$\overline{CEN}$	Clock Enable	I	LOW	Synchronous clock enable input. When $\overline{CEN}$ is sampled high, the other synchronous inputs are ignored, and outputs remain unchanged. When $\overline{CEN}$ is sampled low, the IDT71V509 operates normally.
$\overline{CS}$	Chip Select	I	LOW	Synchronous chip select input. When $\overline{CS}$ is sampled low, the device operates normally. When $\overline{CS}$ is sampled high, no read or write operation is initiated, and the I/O bus is tri-stated the next cycle. $\overline{CS}$ is ignored if $\overline{CEN}$ is high at the same rising edge of CLK.
$\overline{WE}$	Write Enable	I	LOW	Synchronous write enable. If $\overline{WE}$ is sampled low, a write is initiated at the address that is registered at that time. If $\overline{WE}$ is sampled high, a read is initiated at the address that is registered at that time. $\overline{WE}$ is ignored when either $\overline{CEN}$ or $\overline{CS}$ is sampled high.
$\overline{OE}$	Output Enable	I	LOW	Asynchronous output enable. When $\overline{OE}$ is high, the I/O bus goes high impedance. $\overline{OE}$ must be low to read data from the IDT71V509.
I/O_0-I/O_7	Data Input/Output	I/O	N/A	Synchronous data input/output (I/O) pins. Both the data input path and data output path are registered and triggered by the rising edge of CLK.
VDD	Power Supply	N/A	N/A	3.3V power supply pins.
VSS	Ground	N/A	N/A	Ground pins.

FUNCTIONAL TIMING DIAGRAM

CYCLE	n+29	n+30	n+31	n+32	n+33	n+34	n+35	n+36	n+37
CLOCK									
ADDRESS (A0 - A16)	A29	A30	A31	A32	A33	A34	A35	A36	A37
CONTROL ($\overline{CS}$, $\overline{CEN}$, $\overline{WE}$)	C29	C30	C31	C32	C33	C34	C35	C36	C37
DATA (I/O0 - I/O7)	D28	D29	D30	D31	D32	D33	D34	D35	D36

3618 drw 03

TYPICAL OPERATION - $\overline{CS}$ AND $\overline{CEN}$ ARE LOW

Cycle	Address	$\overline{WE}$	$\overline{CS}$	$\overline{CEN}$	$\overline{OE}$	I/O	Comments
n	A0	H	L	L	?	D-1	?
n+1	A1	L	L	L	L	D0	Data Out
n+2	A2	H	L	L	X	D1	Data In
n+3	A3	L	L	L	L	D2	Data Out
n+4	A4	H	L	L	X	D3	Data In
n+5	A5	L	L	L	L	D4	Data Out
n+6	A6	H	L	L	X	D5	Data In
n+7	A7	L	L	L	L	D6	Data Out
n+8	A8	H	L	L	X	D7	Data In
n+9	A9	L	L	L	L	D8	Data Out
n+10	A10	H	L	L	X	D9	Data In
n+11	A11	H	L	L	L	D10	Data Out
n+12	A12	L	L	L	L	D11	Data Out
n+13	A13	L	L	L	X	D12	Data In
n+14	A14	H	L	L	X	D13	Data In
n+15	A15	H	L	L	L	D14	Data Out
n+16	A16	H	L	L	L	D15	Data Out
n+17	A17	L	L	L	L	D16	Data Out
n+18	A18	L	L	L	X	D17	Data In
n+19	A19	L	L	L	X	D18	Data In
n+20	A20	H	L	L	X	D19	Data In
n+21	A21	H	L	L	L	D20	Data Out

READ OPERATION

Cycle	Address	$\overline{WE}$	$\overline{CS}$	$\overline{CEN}$	$\overline{OE}$	I/O	Comments
n	A0	H	L	L	X	X	Address and Control meet setup
n+1	X	X	X	X	L	D0	Contents of Address A0 Read Out

H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance   3618 tbl 02

WRITE OPERATION

Cycle	Address	$\overline{WE}$	$\overline{CS}$	$\overline{CEN}$	$\overline{OE}$	I/O	Comments
n	A0	L	L	L	X	X	Address and Control meet setup
n+1	X	X	X	L	X	D0	New Data Drives SRAM Inputs

H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance   3618 tbl 03

READ OPERATION WITH CLOCK ENABLE USED

Cycle	Address	$\overline{WE}$	$\overline{CS}$	$\overline{CEN}$	$\overline{OE}$	I/O	Comments
n	A0	H	L	L	X	X	Address and Control meet setup
n+1	X	X	X	H	L	D0	Contents of Address A0 Read Out
n+2	A2	H	L	L	L	D0	Contents of Address A0 Read Out
n+3	X	X	X	H	L	D2	Contents of Address A2 Read Out
n+4	X	X	X	H	L	D2	Contents of Address A2 Read Out
n+5	A5	H	L	L	L	D2	Contents of Address A2 Read Out
n+6	A6	H	L	L	L	D5	Contents of Address A5 Read Out
n+7	A7	?	L	L	L	D6	Contents of Address A6 Read Out

H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance   3618 tbl 04

WRITE OPERATION WITH CLOCK ENABLE USED

Cycle	Address	$\overline{WE}$	$\overline{CS}$	$\overline{CEN}$	$\overline{OE}$	I/O	Comments
n	A0	L	L	L	X	X	Address and Control meet setup
n+1	X	X	X	H	X	X	Clock Ignored at n+1 to n+2 Low-to-High
n+2	A2	L	L	L	X	D0	New Data Drives SRAM Inputs
n+3	X	X	X	H	X	X	Clock Ignored at n+3 to n+4 Low-to-High
n+4	X	X	X	H	X	X	Clock Ignored at n+4 to n+5 Low-to-High
n+5	A5	L	L	L	X	D2	New Data Drives SRAM Inputs
n+6	A6	L	L	L	X	D5	New Data Drives SRAM Inputs
n+7	A7	?	L	L	X	D6	New Data Drives SRAM Inputs

H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance   3618 tbl 05

READ OPERATION WITH CHIP SELECT USED

Cycle	Address	$\overline{WE}$	$\overline{CS}$	$\overline{CEN}$	$\overline{OE}$	I/O	Comments
n	X	X	H	L	X	?	Deselected
n+1	X	X	H	L	X	Z	Deselected
n+2	A2	H	L	L	X	Z	Address and Control meet setup
n+3	X	X	H	L	L	D2	Deselected, Contents of Address A2 Read Out
n+4	A4	H	L	L	X	Z	Address and Control meet setup
n+5	X	X	H	L	L	D4	Deselected, Contents of Address A4 Read Out
n+6	X	X	H	L	X	Z	Deselected
n+7	A7	H	L	L	X	Z	Address and Control meet setup
n+8	X	X	H	L	L	D7	Deselected, Contents of Address A7 Read Out
n+9	X	X	H	L	X	Z	Deselected

H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance   3618 tbl 06

WRITE OPERATION WITH CHIP SELECT USED

Cycle	Address	$\overline{WE}$	$\overline{CS}$	$\overline{CEN}$	$\overline{OE}$	I/O	Comments
n	X	X	H	L	X	?	Deselected
n+1	X	X	H	L	X	Z	Deselected
n+2	A2	L	L	L	X	Z	Address and Control meet setup
n+3	X	X	H	L	X	D2	Deselected, New Data Drives SRAM Inputs
n+4	A4	L	L	L	X	Z	Address and Control meet setup
n+5	X	X	H	L	X	D4	Deselected, New Data Drives SRAM Inputs
n+6	X	X	H	L	X	Z	Deselected
n+7	A7	L	L	L	X	Z	Address and Control meet setup
n+8	X	X	X	L	X	D7	Deselected, New Data Drives SRAM Inputs
n+9	X	X	X	L	X	Z	Deselected

H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance   3618 tbl 07

ABSOLUTE MAXIMUM RATINGS[1]

Symbol	Rating	Com'l.	Unit
V_{TERM}[2]	Terminal Voltage with Respect to GND	−0.5 to +4.6	V
V_{TERM}[3]	Terminal Voltage with Respect to GND	−0.5 to VDD+0.5	V
T_A	Operating Temperature	0 to +70	°C
T_{BIAS}	Temperature Under Bias	−55 to +125	°C
T_{STG}	Storage Temperature	−55 to +125	°C
P_T	Power Dissipation	1.0	W
I_{OUT}	DC Output Current	50	mA

NOTES:
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. V_{DD} and Input terminals only.
3. I/O terminals.

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
V_{DD}	Supply Voltage	3.135	3.3	3.465	V
V_{SS}	Supply Voltage	0	0	0	V
V_{IH}	Input High Voltage - Inputs	2.0	—	4.6	V
V_{IH}	Input High Voltage - I/O	2.0	—	VDD+0.3	V
V_{IL}	Input Low Voltage	−0.3[1]	—	0.8	V

NOTE:
1. V_{IL} (min.) = −1.5V for pulse width less than 5 ns, once per cycle.

CAPACITANCE

(T_A = +25°C, f = 1.0MHz, SOJ package)

Symbol	Parameter[1]	Conditions	Max.	Unit
C_{IN}	Input Capacitance	V_{IN} = 3dV	6	pF
$C_{I/O}$	I/O Capacitance	V_{OUT} = 3dV	7	pF

NOTE:
1. This parameter is guaranteed by device characterization, but not production tested.

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (V_{DD} = 3.3V ±5%)

Symbol	Parameter	Test Condition	Min.	Max.	Unit
$|I_{LI}|$	Input Leakage Current	V_{DD} = Max., V_{IN} = 0V to V_{DD}	—	5	µA
$|I_{LO}|$	Output Leakage Current	$\overline{CS} \geq V_{IH}$, V_{OUT} = 0V to V_{DD}, V_{DD} = Max.	—	5	µA
V_{OL}	Output Low Voltage	I_{OL} = 5 mA, V_{DD} = Min.	—	0.4	V
V_{OH}	Output High Voltage	I_{OH} = −5 mA, V_{DD} = Min.	2.4	—	V

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE[1] (V_{DD} = 3.3V ±5%, V_{HD} = V_{DD} - 0.2V, V_{LD} = 0.2V)

Symbol	Parameter	Test Condition	71V509S66	71V509S50	Unit
I_{DD}	Operating Power Supply Current	$\overline{CS} \leq V_{IL}$, Outputs Open, V_{DD} = Max., $V_{IN} \geq V_{IH}$ or $\leq V_{IL}$, f = f_{MAX}[2]	150	120	mA
I_{SB}	Standby Power Supply Current	$\overline{CS} \geq V_{IH}$, Outputs Open, V_{DD} = Max., $V_{IN} \geq V_{IH}$ or $\leq V_{IL}$, f = f_{MAX}[2]	50	45	mA
I_{SB1}	Full Standby Power Supply Current	$\overline{CS} \geq V_{HD}$, Outputs Open, V_{DD} = Max., $V_{IN} \geq V_{HD}$ or $\leq V_{LD}$, f = 0[2]	10	10	mA

NOTES:
1. All values are maximum guaranteed values.
2. At f = f_{MAX}, address inputs are switching at 1/t_{CYC} and CLK is cycling at 1/t_{CYC}; f=0 means no input signals are changing.

AC ELECTRICAL CHARACTERISTICS

(V_{DD} = 3.3V ±5%, T_A = 0 to 70°C)

Symbol	Parameter	IDT71V509S66 Min.	IDT71V509S66 Max.	IDT71V509S50 Min.	IDT71V509S50 Max.	Unit
Clock Parameters						
f_{MAX}	Clock Frequency	—	66	—	50	MHz
t_{CYC}	Clock Cycle Time	15	—	20	—	ns
t_{CH}	Clock High Pulse Width	5	—	6	—	ns
t_{CL}	Clock Low Pulse Width	5	—	6	—	ns
Output Parameters						
t_{CD}	Clock High to Valid Data	—	9	—	10	ns
t_{CDC}	Clock High to Data Change	2	—	2	—	ns
t_{CLZ}[1]	Clock High to Output Active	2	—	2	—	ns
t_{CHZ}[1]	Clock High to Data High-Z	2	5	2	6	ns
t_{OE}	Output Enable Access Time	—	6	—	7	ns
t_{OLZ}[1]	Output Enable Low to Data Active	0	—	0	—	ns
t_{OHZ}[1]	Output Enable High to Data High-Z	—	5	—	6	ns
Set Up Times						
t_{SE}	Clock Enable Setup Time	2	—	2.5	—	ns
t_{SA}	Address Setup Time	2	—	2.5	—	ns
t_{SD}	Data In Setup Time	2	—	2.5	—	ns
t_{SW}	Write Enable Setup Time	2	—	2.5	—	ns
t_{SC}	Chip Select Setup Time	2	—	2.5	—	ns
Hold Times						
t_{HE}	Clock Enable Hold Time	1	—	1	—	ns
t_{HA}	Address Hold Time	1	—	1	—	ns
t_{HD}	Data In Hold Time	1	—	1	—	ns
t_{HW}	Write Enable Hold Time	1	—	1	—	ns
t_{HC}	Chip Select Hold Time	1	—	1	—	ns

NOTES:
1. Transition is measured ±200mV from steady-state.

AC TEST CONDITIONS

| Input Pulse Levels	0 to 3V
Input Rise/Fall Times	2ns
Input Timing Reference Levels	1.5V
Output Timing Reference Levels	1.5V
AC Test Load	See Figures 1 and 2

AC TEST LOADS

3618 drw 04

Figure 1. AC Test Load

3618 drw 05

Figure 2. AC Test Load
(for t_{OHZ}, t_{CHZ}, t_{OLZ}, and t_{DC1})

* Including scope and jig

TIMING WAVEFORM OF READ AND WRITE CYCLES[1]

3618 drw 06

NOTES:
1. Dx represents the data for address Ax.
2. DATA_in and DATA_out together represent I/O(7:0).

TIMING WAVEFORM OF $\overline{\text{CEN}}$ OPERATION[1]

3618 drw 07

NOTES:
1. Dx represents the data for address Ax.
2. DATA_in and DATA_out together represent I/O(7:0).

TIMING WAVEFORM OF $\overline{CS}$ OPERATION[1]

3618 drw 08

NOTES:
1. Dx represents the data for address Ax.
2. DATA_in and DATA_out together represent I/O(7:0).

TIMING WAVEFORM OF $\overline{OE}$ OPERATION

3618 drw 09

NOTES:
1. A read operation is assumed to be in progress.

ORDERING INFORMATION

IDT 71V509 S X Y
Device Type Power Speed Package

Y — Small Outline J-Bend, 44 pin (SO44-1)

50
66 — Clock Frequency in Megahertz

3618 drw 10