

FEATURES:

- 0.5 MICRON CMOS Technology
- Typical $t_{sk(o)}$ (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model ($C = 200\text{pF}$, $R = 0$)
- $V_{CC} = 1.65V \pm 3.6V$
- CMOS power levels ($0.4\mu\text{W}$ typ. static)
- Rail-to-Rail output swing for increased noise margin
- Available in TSVOP package


DRIVE FEATURES:

- High Output Drivers: $\pm 24\text{mA}$
- Suitable for heavy loads

APPLICATIONS:

- SDRAM Modules
- PC Motherboards
- Workstations

FUNCTIONAL BLOCK DIAGRAM



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

INDUSTRIAL TEMPERATURE RANGE

JULY 2000

PIN CONFIGURATION

Vcc	1	80	Vcc
GND	2	79	GND
2B9	3	78	1B10
1B9	4	77	2B10
2B8	5	76	1B11
GND	6	75	GND
1B8	7	74	2B11
2B7	8	73	1B12
1B7	9	72	2B12
Vcc	10	71	Vcc
2B6	11	70	1B13
1B6	12	69	2B13
2B5	13	68	1B14
1B5	14	67	2B14
GND	15	66	GND
2B4	16	65	1B15
1B4	17	64	2B15
2B3	18	63	1B16
1B3	19	62	2B16
Vcc	20	61	Vcc
GND	21	60	GND
2B2	22	59	1B17
1B2	23	58	2B17
2B1	24	57	1B18
1B1	25	56	2B18
Vcc	26	55	Vcc
A1	27	54	A18
A2	28	53	A17
A3	29	52	A16
GND	30	51	GND
A4	31	50	A15
A5	32	49	A14
A6	33	48	A13
Vcc	34	47	Vcc
A7	35	46	A12
A8	36	45	A11
A9	37	44	A10
GND	38	43	GND
CLK	39	42	OE
SEL	40	41	DIR

TOP VIEW

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Description	Max	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
VTERM ⁽³⁾	Terminal Voltage with Respect to GND	-0.5 to Vcc+0.5	V
TSTG	Storage Temperature	-65 to +150	°C
I _{OUT}	DC Output Current	-50 to +50	mA
I _{IK}	Continuous Clamp Current, Vi < 0 or Vi > Vcc	±50	mA
I _{OK}	Continuous Clamp Current, Vo < 0	-50	mA
I _{CC}	Continuous Current through each Vcc or GND	±100	mA
I _{SS}			

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- Vcc terminals.
- All terminals except Vcc.

CAPACITANCE ($T_A = +25^\circ\text{C}$, $F = 1.0\text{MHz}$)

Symbol	Parameter ⁽¹⁾	Conditions	Typ.	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	5	—	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	7	—	pF
C _{I/O}	I/O Port Capacitance	V _{IN} = 0V	7	—	pF

NOTE:

- As applicable to the device type.

PIN DESCRIPTION

Pin Names	Description
OE	3-State Output Enable Input (Active LOW)
CLK	Register Input Clock
SEL	Select Input
A _X	Data Inputs or 3-State Outputs ⁽¹⁾
xBx	Data Inputs or 3-State Outputs ⁽¹⁾
DIR	Direction Control Input

NOTE:

- These pins have "Bus-Hold". All other pins are standard inputs, outputs, or I/Os.

FUNCTION TABLES⁽¹⁾A-TO-B STORAGE ($\overline{OE} = L$ AND $DIR = H$)

Inputs			Outputs	
\overline{SEL}	CLK	Ax	1Bx	2Bx
H	X	X	$1B_0^{(2)}$	$2B_0^{(2)}$
L	↑	L	$L^{(3)}$	L
L	↑	H	$H^{(3)}$	H

OUTPUT ENABLE

Inputs				Outputs	
CLK	\overline{OE}	\overline{SEL}	DIR	Ax	1Bx, 2Bx
↑	H	X	X	Z	Z
↑	L	L	H	Z	Active
↑	L	L	L	Active	Z
X	L	H	X	$A_0^{(2)}$	$1B_0^{(2)}, 2B_0^{(2)}$

B-TO-A STORAGE ($\overline{OE} = L$ AND $DIR = L$)

Inputs				Output
\overline{SEL}	CLK	1Bx	2Bx	Ax
H	↑	X	L	$L^{(4)}$
H	↑	X	H	$H^{(4)}$
L	↑	L	X	L
L	↑	H	X	H

NOTES:

1. H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care
Z = High Impedance
↑ = LOW-to-HIGH transition

2. Output level before the indicated steady-state input conditions were established.
3. Two CLK edges are needed to propagate data.
4. Two CLK edges are needed to propagate data. The data is loaded in the first register when \overline{SEL} is LOW and propagates to the second register when \overline{SEL} is HIGH.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: $TA = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$

Symbol	Parameter	Test Conditions		Min.	Typ. ⁽¹⁾	Max.	Unit
V_{IH}	Input HIGH Voltage Level	$V_{CC} = 1.65\text{V}$ to 1.95V		$0.65 \times V_{CC}$	—	—	V
		$V_{CC} = 2.3\text{V}$ to 2.7V		1.7	—	—	
		$V_{CC} = 2.7\text{V}$ to 3.6V		2	—	—	
V_{IL}	Input LOW Voltage Level	$V_{CC} = 1.65\text{V}$ to 1.95V		—	—	$0.35 \times V_{CC}$	V
		$V_{CC} = 2.3\text{V}$ to 2.7V		—	—	0.7	
		$V_{CC} = 2.7\text{V}$ to 3.6V		—	—	0.8	
I_{IH}	Input HIGH Current	$V_{CC} = 3.6\text{V}$	$V_I = V_{CC}$	—	—	± 5	μA
I_{IL}	Input LOW Current	$V_{CC} = 3.6\text{V}$	$V_I = GND$	—	—	± 5	μA
I_{OZH}	High Impedance Output Current (excluding bus-hold pins)	$V_{CC} = 3.6\text{V}$	$V_O = V_{CC}$	—	—	± 10	μA
			$V_O = GND$	—	—	± 10	
V_H	Input Hysteresis	$V_{CC} = 3.3\text{V}$		—	100	—	mV
I_{CCL} I_{CCH} I_{CCZ}	Quiescent Power Supply Current	$V_{CC} = 3.6\text{V}$ $V_{IN} = GND$ or V_{CC}		—	0.1	40	μA
				—	—	750	μA
ΔI_{CC}	Quiescent Power Supply Current Variation	One input at $V_{CC} - 0.6\text{V}$, other inputs at V_{CC} or GND			—	—	

NOTE:

1. Typical values are at $V_{CC} = 3.3\text{V}$, $+25^{\circ}\text{C}$ ambient.

BUS-HOLD CHARACTERISTICS

Symbol	Parameter ⁽¹⁾	Test Conditions		Min.	Typ. ⁽²⁾	Max.	Unit
BHH	Bus-Hold Input Sustain Current	Vcc = 3V	Vi = 2V	-75	—	—	μA
BHL			Vi = 0.8V	75	—	—	
BHH	Bus-Hold Input Sustain Current	Vcc = 2.3V	Vi = 1.7V	-45	—	—	μA
BHL			Vi = 0.7V	45	—	—	
BHHO	Bus-Hold Input Overdrive Current	Vcc = 3.6V	Vi = 0 to 3.6V	—	—	±500	μA
BHLO							

NOTES:

1. Pins with Bus-Hold are identified in the pin description.
2. Typical values are at Vcc = 3.3V, +25°C ambient.

OUTPUT DRIVE CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Max.	Unit
VOH	Output HIGH Voltage	Vcc = 1.65V to 3.6V	Ioh = -4mA	Vcc - 1.2	—	V
		Vcc = 1.65V	Ioh = -4mA	1.2	—	
		Vcc = 2.3V	Ioh = -6mA	2	—	
		Vcc = 2.3V	Ioh = -12mA	1.7	—	
		Vcc = 2.7V		2.2	—	
		Vcc = 3V		2.4	—	
		Vcc = 3V	Ioh = -24mA	2	—	
VOL	Output LOW Voltage	Vcc = 1.65V to 3.6V	Iol = 4mA	—	0.45	V
		Vcc = 1.65V	Iol = 4mA	—	0.45	
		Vcc = 2.3V	Iol = 6mA	—	0.4	
			Iol = 12mA	—	0.7	
		Vcc = 2.7V	Iol = 12mA	—	0.4	
		Vcc = 3V	Iol = 24mA	—	0.55	

NOTE:

1. ViH and Vil must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate Vcc range. TA = -40°C to +85°C.

OPERATING CHARACTERISTICS, TA = 25°C

Symbol	Parameter	Test Conditions	Vcc = 2.5V ± 0.2V	Vcc = 3.3V ± 0.3V	Unit
			Typical	Typical	
CPD	Power Dissipation Capacitance Outputs enabled	CL = 0pF, f = 10Mhz	282	310	pF
	Power Dissipation Capacitance Outputs disabled		208	228	

SWITCHING CHARACTERISTICS⁽¹⁾

Symbol	Parameter	$V_{CC} = 2.5V \pm 0.2V$		$V_{CC} = 2.7V$		$V_{CC} = 3.3V \pm 0.3V$		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
f_{MAX}		150	—	150	—	150	—	MHz
t_{PLH}	Propagation Delay CLK to Ax	1	6.1	—	5.5	1.4	5	ns
t_{PHL}	Propagation Delay CLK to xBx	1.2	6.3	—	5.7	1.6	5.3	ns
t_{PZH}	Output Enable Time CLK to Ax	1.5	6.5	1.3	6.1	1.2	5.7	ns
t_{PZL}	Output Enable Time CLK to xBx	1.5	6.5	1.3	6.1	1.2	5.7	ns
t_{PHZ}	Output Disable Time CLK to Ax	1.5	6.9	1.3	6.3	1.2	5.7	ns
t_{PLZ}	Output Disable Time CLK to xBx	1.5	6.9	1.3	6.3	1.2	5.7	ns
t_{PHZ}	Output Disable Time \overline{OE} to Ax	1.3	6.9	—	6.3	1.2	5.7	ns
t_{PZL}	Output Enable Time \overline{OE} to xBx	2.3	8.7	—	8.1	2.3	7.4	ns
t_{PHZ}	Output Disable Time \overline{OE} to Ax	1.5	7	—	5.6	1.8	5.7	ns
t_{PLZ}	Output Disable Time \overline{OE} to xBx	2.1	7.9	—	6.4	2.3	6.4	ns
t_{SU}	Set-up Time, Ax data before $CLK\uparrow$	2.4	—	2.3	—	2	—	ns
t_{SU}	Set-up Time, xBx data before $CLK\uparrow$	2.2	—	2.2	—	1.8	—	ns
t_{SU}	Set-up Time, DIR data before $CLK\uparrow$	2.2	—	2.1	—	1.7	—	ns
t_{SU}	Set-up Time, \overline{SEL} before $CLK\uparrow$	2	—	2	—	1.8	—	ns
t_H	Hold Time, Ax data after $CLK\uparrow$	0.5	—	0.5	—	0.7	—	ns
t_H	Hold Time, xBx data after \overline{LE}	0.5	—	0.5	—	0.6	—	ns
t_H	Hold Time, DIR after $CLK\uparrow$	0.5	—	0.5	—	0.5	—	ns
t_H	Hold Time, \overline{SEL} after $CLK\uparrow$	0.7	—	0.7	—	0.8	—	ns
t_W	Pulse Width, CLK HIGH or LOW	3.3	—	3.3	—	3.3	—	ns


NOTE:

1. See TEST CIRCUITS AND WAVEFORMS. $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$.

TEST CIRCUITS AND WAVEFORMS

TEST CONDITIONS

Symbol	$V_{CC}^{(1)} = 3.3V \pm 0.3V$	$V_{CC}^{(1)} = 2.7V$	$V_{CC}^{(2)} = 2.5V \pm 0.2V$	Unit
V_{LOAD}	6	6	$2 \times V_{CC}$	V
V_{IH}	2.7	2.7	V_{CC}	V
V_T	1.5	1.5	$V_{CC} / 2$	V
V_{LZ}	300	300	150	mV
V_{HZ}	300	300	150	mV
C_L	50	50	30	pF



Test Circuit for All Outputs

DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.


RT = Termination resistance: should be equal to Zout of the Pulse Generator.

NOTES:


1. Pulse Generator for All Pulses: Rate $\leq 1.0\text{MHz}$; $t_f \leq 2.5\text{ns}$; $t_r \leq 2.5\text{ns}$.
2. Pulse Generator for All Pulses: Rate $\leq 1.0\text{MHz}$; $t_f \leq 2\text{ns}$; $t_r \leq 2\text{ns}$.

SWITCH POSITION

Test	Switch
Open Drain	
Disable Low	V_{LOAD}
Enable Low	
Disable High	GND
All Other Tests	Open




Propagation Delay




Enable and Disable Times

NOTE:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.




Set-up, Hold, and Release Times



Pulse Width

ORDERING INFORMATION



CORPORATE HEADQUARTERS
2975 Stender Way
Santa Clara, CA 95054

for SALES:
800-345-7015 or 408-727-6116
fax: 408-492-8674
www.idt.com

for Tech Support:
logichelp@idt.com
(408) 654-6459