

HIGH SPEED 1K X 8 DUAL-PORT HIGH SPEED **STATIC SRAM** 

٠

## **Features**

#### **High-speed access**

- Military: 25/35/55/100ns (max.)
- Industrial: 55/100ns (max.)
- Commercial: 20/25/35/55/100ns (max.)

**Functional Block Diagram** 

- Low-power operation
  - IDT7130/IDT7140SA Active: 550mW (typ.) Standby: 5mW (typ.)
  - IDT7130/IDT7140LA Active: 550mW (typ.) Standby: 1mW (typ.)
- MASTER IDT7130 easily expands data bus width to 16-ormore-bits using SLAVE IDT7140

- On-chip port arbitration logic (IDT7130 Only) BUSY output flag on IDT7130; BUSY input on IDT7140
- INT flag for port-to-port communication
- Fully asynchronous operation from either port
- Battery backup operation-2V data retention (LA only)
- TTL-compatible, single 5V ±10% power supply
- ٠ Military product compliant to MIL-PRF-38535 QML
- ٠ Industrial temperature range (-40°C to +85°C) is available for selected speeds
- ٠ Available in 48-pin DIP and LCC, 52-pin PLCC, and 64-pin STQFP and TQFP
- ŌĒR OEL CE CER R/W R/WR 1/00L-1/07L I/OOR-I/O7R I/O I/O Control Control BUSYL<sup>(1,2)</sup>  $\overline{\text{BUSY}}_{R}^{(1,2)}$ A9L A9R Address MEMORY Address • ě Decoder ARRAY Decoder AOL AOR ARBITRATION CEL 2 ₹ CER and INTERRUPT OEL ₹ ₹ OER LOGIC R/WL Ł R/₩R ► INT<sup>(2)</sup> 2689 drw 01

#### NOTES:

- 1. IDT7130 (MASTER): BUSY is open drain output and requires pullup resistor.
- IDT7140 (SLAVE): BUSY is input.

2. Open drain output: requires pullup resistor.

### **AUGUST 1999**

#### Military, Industrial and Commercial Temperature Ranges

#### Description

The IDT7130/IDT7140 are high-speed 1K x 8 Dual-Port Static RAMs. The IDT7130 is designed to be used as a stand-alone 8-bit Dual-Port RAM or as a "MASTER" Dual-Port RAM together with the IDT7140 "SLAVE" Dual-Port in 16-bit-or-more word width systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 16-or-more-bit memory system applications results in full-speed, error-free operation without the need for additional discrete logic.

Both devices provide two independent ports with separate control, address, and I/O pins that permit independent asynchronous access for reads or writes to any location in memory. An automatic power down feature, controlled by  $\overline{CE}$ , permits the on chip circuitry of each port to enter a very low standby power mode.


Fabricated using IDT's CMOS high-performance tech-nology, these devices typically operate on only 550mW of power. Low-power (LA) versions offer battery backup data retention capability, with each Dual-Port typically consuming  $200\mu$ W from a 2V battery.

The IDT7130/IDT7140 devices are packaged in 48-pin sidebraze or plastic DIPs, LCCs, flatpacks, 52-pin PLCC, and 64-pin TQFP and STQFP. Military grade products are manufactured in compliance with the latest revision of MIL-PRF-38535 QML, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

#### CEL 48 1 Vcc <u>R/W</u>∟ 47 CER 2 BUSYL 3 46 R/WR INTL 4 45 BUSYR OEL 5 44 INTR AOL 6 43 OER A1L 7 42 AOR 8 IDT7130/40 P or C P48-1<sup>(4)</sup> A2L 41 A1r АзL 9 40 A2R 39 A4L 10 A3R & C48-2<sup>(4)</sup> A5L 11 38 A4r A6L 12 37 A5R 48-Pin DIP A7L 13 36 A6R 14 Top View<sup>(5)</sup> 35 A8L A7r 34 A9l 15 A8R 33 I/OOL 16 A9R 32 I/O1L ЫЩ 17 I/O7r 00/ INDEX 31 I/O<sub>2L</sub> 18 I/O6r m I/O3L 19 30 I/O5r 20 29 I/O4L I/O4r 2 5 4 3 48 47 46 45 44 43 6 I/O5L 21 28 I/O3r 1 A1L Aor 22 27 I/O6L I/O2R 38 41 A2L A1r 26 I/O1r I/OOR 25 9 40 A2r Азь 2689 drw 02 10 39 A4L Азr IDT7130/40L48 or F ]11 L48-1<sup>(4)</sup> 38 A5L A4R & 12 37 A6L A5r F48-1<sup>(4)</sup> A7L 13 36 A6R 48-Pin LCC/ Flatback 314 35 A7R A Top View<sup>(5)</sup> 315 34 A8r A9L I/OOL 316 33 A9R NOTES: 317 I/O1L 32 I/O7R 1. All Vcc pins must be connected to power supply. 18 31 I/O2L 2. All GND pins must be connected to ground supply. I/O6R 19 20 21 22 23 24 25 26 27 28 29 30 3. P48-1 package body is approximately .55 in x .61 in x .19 in. C48-2 package body is approximately .62 in x 2.43 in x .15 in. L48-1 package body is approximately .57 in x .57 in x .68 in. /O5R 2689 drw 03 GND /Oor /01R /Oar /04r F48-1 package body is approximately .75 in x .75 in x .11 in. Юзг /O2R 1/04L 1/05L 140/1 190/I 4 This package code is used to reference the package diagram. This text does not indicate orientation of the actual part-marking. 5.

### Pin Configurations<sup>(1,2,3)</sup>





#### NOTES:

- 1. All Vcc pins must be connected to power supply.
- 2. All GND pins must be connected to ground supply.
- J52-1 package body is approximately .75 in x .75 in x .17 in. PP64-1 package body is approximately 10 mm x 10 mm x 1.4mm. PN64-1 package body is approximately 14mm x 14mm x 1.4mm.
- 4. This package code is used to reference the package diagram.
- 5. This text does not indicate orientation of the actual part-marking.

Military, Industrial and Commercial Temperature Ranges

# Absolute Maximum Ratings<sup>(1)</sup>

Symbol	Rating	Commercial & Industrial	Military	Unit
Vterm <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Tstg	Storage Temperature	-55 to +125	-65 to +150	°C
lout	DC Output Current	50	50	mA
NOTEO				2689 tbl 01

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed Vcc + 10% for more than 25% of the cycle time or 10ns maximum, and is limited to  $\leq$  20mA for the period of VTERM  $\geq$  Vcc + 10%.

### **Capacitance** (TA = +25°C, f = 1.0MHz) STQFP and TQFP Packages Only

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
Cin	Input Capacitance	ViN = 3dV	9	pF
Соит	Output Capacitance	Vout = 3dV	10	pF
				2689 tbl 05

NOTES:

 This parameter is determined by device characterization but is not production tested.

3dV references the interpolated capacitance when the input and output signals switch from 0V to 3V or from 3V to 0V.

# **Recommended DC Operating** Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Ground	0	0	0	V
V⊪	Input High Voltage	2.2	_	6.0(2)	V
Vil	Input Low Voltage	-0.5(1)	_	0.8	V

NOTES:

1. VIL (min.)  $\geq$  -1.5V for pulse width less than 10ns.

**Recommended Operating** 

2. VTERM must not exceed Vcc + 10%.

Temperature and Supply Voltage <sup>(1,2)</sup>						
Grade	Ambient Temperature	GND	Vcc			
Military	-55°C to +125°C	0V	5.0V <u>+</u> 10%			
Commercial	0°C to +70°C	0V	5.0V <u>+</u> 10%			
Industrial	-40°C to +85°C	0V	5.0V <u>+</u> 10%			

NOTES:

1. This is the parameter TA.

Industrial temperature: for specific speeds, packages and powers contact your sales office.

# **DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range** (Vcc = 5.0V ± 10%)

				7130SA 7140SA		7130LA 7140LA	
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
LI	Input Leakage Current <sup>(1)</sup>	Vcc = 5.5V, $VIN = 0V$ to Vcc	_	10		5	μA
llo	Output Leakage Current <sup>(1)</sup>	<u>Vcc</u> - 5.5V, CE = Vн, Vouт = 0V to Vcc	-	10		5	μA
Vol	Output Low Voltage (I/Oo-I/O7)	lol = 4mA	_	0.4		0.4	V
Vol	Open Drain O <u>utput</u> Low Voltage (BUSY, INT)	lo∟ = 16mA	-	0.5		0.5	V
Vон	Output High Voltage	IOH = -4mA	2.4	_	2.4		V

2689 tbl 04

NOTE: 1. At Vcc ≤ 2.0V leakages are undefined. 2689 tbl 02

2689 tbl 03

Military, Industrial and Commercial Temperature Ranges

# DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range<sup>(1,5,7)</sup> (Vcc = 5.0V ± 10%)

						7140X		7130X20 <sup>(2)</sup> 7140X20 <sup>(2)</sup> Com'l Only		7130X25 7140X25 Com'l & Military		7130X35 7140X35 Com'l & Military	
Symbol	Parameter	Test Condition	Versi	ion	Тур.	Max.	Тур.	Max.	Тур.	Max.	Unit		
lcc	Dynamic Operating Current (Both Ports Active)	CEL and CER = VIL, Outputs Open f = fMAX <sup>(3)</sup>	COM'L	SA LA	110 110	250 200	110 110	220 170	110 110	165 120	mA		
(Both Ports Active)	T = TMAX <sup>ey</sup>	MIL & IND	SA LA			110 110	280 220	110 110	230 170				
IsB1 Standby Current (Both Ports - TTL	Ports - TTL f = fMAX <sup>(3)</sup>	COM'L	SA LA	30 30	65 45	30 30	65 45	25 25	65 45	mA			
	Level Inputs)		MIL & IND	SA LA	_		30 30	80 60	25 25	80 60			
ISB2 Standby Current (One Port - TTL	(One Port - TTL	$ \begin{array}{l} \overline{CE}_{A^*} = V_{IL} \text{ and } \overline{CE}_{B^*} = V_{IH}{}^{(6)} \\ \text{Active Port Outputs Open,} \\ f=f_{MAX}{}^{(6)} \end{array} $	COM'L	SA LA	65 65	165 125	65 65	150 115	50 50	125 90	mA		
	Level Inputs)		MIL & IND	SA LA			65 65	160 125	50 50	150 115			
ISB3	Full Standby Current (Both Ports -	$\frac{CE}{CER} \ge Vcc - 0.2V,$	COM'L	SA LA	1.0 0.2	15 5	1.0 0.2	15 5	1.0 0.2	15 4	mA		
	CMOS Level Inputs)	$ \begin{array}{l} V_{IN} \geq V_{CC} - 0.2V \text{ or} \\ V_{IN} \leq 0.2V, \ f = 0^{(4)} \end{array} $	MIL & IND	SA LA			1.0 0.2	30 10	1.0 0.2	30 10			
ISB4 Full Standby Current (One Port -	$\overline{CE}^{*}A^{*} \leq 0.2V$ and $\overline{CE}^{*}B^{*} \geq VCC - 0.2V^{(6)}$	COM'L	SA LA	60 60	155 115	60 60	145 105	45 45	110 85	mA			
	CMOS Level Inputs)	$V_{IN} \ge \overline{V_{CC}} - 0.2V$ or $V_{IN} \le 0.2V$ Active Port Outputs Open, $f = f_{MAX}^{(3)}$	MIL & IND	SA LA			60 60	155 115	45 45	145 105			

					714 Com	0X55 0X55 'I, Ind litary	7140 Com'	X100 X100 I, Ind litary	
Symbol	Parameter	Test Condition	Versie	on	Тур.	Max.	Тур.	Max.	Unit
lcc	Dynamic Operating Current (Both Ports Active)	CEL and CER = VIL, Outputs Open f = fMAX <sup>(3)</sup>	COM'L	SA LA	110 110	155 110	110 110	155 110	mA
	(BOIL FOILS ACTIVE)	T = TMAX*'	MIL & IND	SA LA	110 110	190 140	110 110	190 140	
ISB1	Standby Current (Both Ports - TTL	$\overline{CE}_{L}$ and $\overline{CE}_{R} = V_{IH}$ f = fMAX <sup>(3)</sup>	COM'L	SA LA	20 20	65 35	20 20	55 35	mA
	Level Inputs)		MIL & IND	SA LA	20 20	65 45	20 20	65 45	
ISB2	Standby Current (One Port - TTL	CE <sup>·</sup> A <sup>™</sup> = VIL and CE <sup>™</sup> B <sup>™</sup> = VIH <sup>®)</sup> Active Port Outputs Open, f=fmax <sup>(3)</sup>	COM'L	SA LA	40 40	110 75	40 40	110 75	mA
	Level Inputs)	T=IMAX*'	MIL & IND	SA LA	40 40	125 90	40 40	125 90	
ISB3	Full Standby Current (Both Ports - CMOS Level Inputs)	$\overline{CE}_{L} \text{ and } \\ \overline{CE}_{R} \ge Vcc - 0.2V, \\ Vcr \ge 0.2V, \\ \overline{CE}_{R} \ge 0.2V, \\ C$	COM'L	SA LA	1.0 0.2	15 4	1.0 0.2	15 4	mA
	CiviOS Level Inpuis)	S Level Inputs) $V_{IN} \ge V_{CC} - 0.2V$ or $V_{IN} \le 0.2V$ , f = 0 <sup>(4)</sup>	MIL & IND	SA LA	1.0 0.2	30 10	1.0 0.2	30 10	
ISB4	(One Port - CE"B" > Vcc -	$\overline{CE}^{*}A^{*} \leq 0.2V \text{ and}$ $\overline{CE}^{*}B^{*} \geq VCC - 0.2V^{(6)}$	COM'L	SA LA	40 40	100 70	40 40	95 70	mA
	CMOS Level Inputs)	$\forall \mathbb{N} \ge \overline{\forall} \mathbb{C} \mathbb{C} - 0.2 \forall \text{ or } V \mathbb{N} \le 0.2 \forall$ Active Port Outputs Open, f = fMax <sup>(8)</sup>	MIL & IND	SA LA	40 40	110 85	40 40	110 80	

NOTES:

'X' in part numbers indicates power rating (SA or LA).
 PLCC and TQFP packages only.

3. At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/tcyc, and using "AC TEST CONDITIONS" of input levels of GND to 3V.

4. f = 0 means no address or control lines change. Applies only to inputs at CMOS level standby.

5. Vcc = 5V, TA=+25°C for Typ and is not production tested. Vcc DC = 100 mA (Typ)

6. Port "A" may be either left or right port. Port "B" is opposite from port "A".

7. Industrial temperature: for other speeds, packages and powers contact your sales office.

2689 tbl 06b

2689 tbl 06a

Military, Industrial and Commercial Temperature Ranges

# Data Retention Characteristics (LA Version Only)

				7'	7130LA/7140LA		
Symbol	Parameter	Test Condition	Min.	Typ. <sup>(1)</sup>	Max.	Unit	
Vdr	Vcc for Data Retention			2.0	_	_	V
ICCDR	Data Retention Current		MIL. & IND.	_	100	4000	μA
		Vcc = 2.0V, $\overline{CE} \ge$ Vcc -0.2V	COM'L.	_	100	1500	
$tCDR^{(3)}$	Chip Deselect to Data Retention Time	$V_{IN} \ge V_{CC} - 0.2V \text{ or } V_{IN} \le 0.2V$		0	_	_	ns
tR <sup>(3)</sup>	Operation Recovery Time			tRC <sup>(2)</sup>	_	_	ns
	-	•				2	689 tbl 07


NOTES:

1. Vcc = 2V, TA = +25°C, and is not production tested.

2. tRc = Read Cycle Time

3. This parameter is guaranteed but not production tested.

# **Data Retention Waveform**




2692 drw 06

## **AC Test Conditions**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figures 1,2 and 3

2689 tbl 08



Military, Industrial and Commercial Temperature Ranges

## AC Electrical Characteristics Over the Operating Temperature Supply Voltage Range<sup>(3,5)</sup>

		7130X20 <sup>(2)</sup> 7140X20 <sup>(2)</sup> Com'l Only		714 Con	0X25 0X25 n'l & itary	7130X35 7140X35 Com'l & Military		
Symbol	Parameter	Min.	Мах.	Min.	Мах.	Min.	Мах.	Unit
READ CYCLE		-				-	-	
tRC	Read Cycle Time	20		25	_	35		ns
taa	Address Access Time		20		25		35	ns
tACE	Chip Enable Access Time		20		25		35	ns
tAOE	Output Enable Access Time		11	_	12	_	20	ns
toн	Output Hold from Address Change	3		3		3		ns
tLZ	Output Low-Z Time <sup>(1,4)</sup>	0		0		0	_	ns
tHZ	Output High-Z Time (1.4)	_	10		10		15	ns
₽U	Chip Enable to Power Up Time (4)	0	-	0		0		ns
tPD	Chip Disable to Power Down Time (4)		20		25		35	ns

7130X100 7130X55 7140X100 7140X55 Com'l, Ind Com'l, Ind & Military & Military Max. Symbol Parameter Min. Min. Max. Unit READ CYCLE tRC Read Cycle Time 55 100 \_\_\_\_ ns \_\_\_\_ 100 taa Address Access Time 55 ns **t**ACE Chip Enable Access Time 55 100 ns tage Output Enable Access Time 25 40 ns Output Hold from Address Change 3 tон \_\_\_\_\_ 10 \_\_\_\_\_ ns Output Low-Z Time (1,4) t∟z 5 5 ns Output High-Z Time (1,4) tнz 25 40 ns \_\_\_\_ Chip Enable to Power Up Time (4) 0 0 t₽U ns t₽D Chip Disable to Power Down Time (4) 50 50 ns

2689 tb1 0 9b

2689 tbl 09a

NOTES:

1. Transition is measured ±500mV from Low or High-impedance voltage Output Test Load (Figure 2).

2. PLCC, TQFP and STQFP packages only.

3. 'X' in part numbers indicates power rating (SA or LA).


4. This parameter is guaranteed by device characterization, but is not production tested.

5. Industrial temperature: for other speeds, packages and powers contact your sales office.

IDT7130SA/LA and IDT7140SA/LA	
High-Speed 1K x 8 Dual-Port Static	SR/

# Timing Waveform of Read Cycle No. 1, Either Side<sup>(1)</sup>

١M




#### NOTES:

1.  $R/\overline{W} = V_{IH}, \overline{CE} = V_{IL}$ , and is  $\overline{OE} = V_{IL}$ . Address is valid prior to the coincidental with  $\overline{CE}$  transition LOW.

2. tedd delay is required only in the case where the opposite port is completing a write operation to the same the address location. For simultaneous read operations, BUSY has no relationship to valid output data.

3. Start of valid data depends on which timing becomes effective last tAOE, tACE, tAA, and tBDD.



# Timing Waveform of Read Cycle No. 2, Either Side<sup>(3)</sup>

NOTES:

- 1. Timing depends on which signal is asserted last,  $\overline{OE}$  or  $\overline{CE}$ .
- 2. Timing depends on which signal is deaserted first,  $\overline{OE}$  or  $\overline{CE}$ .
- 3.  $R/\overline{W} = V_{H}$  and  $\overline{OE} = V_{IL}$ , and the address is valid prior to or coincidental with  $\overline{CE}$  transition LOW.
- 4. Start of valid data depends on which timing becomes effective last tAOE, tACE, tAA, and tBDD.

### AC Electrical Characteristics Over the Operating Temperature Supply Voltage Range<sup>(5,6)</sup>

		714	7130X20 <sup>2)</sup> 7140X20 <sup>2)</sup> Com'l Only		7130X25 7140X25 Com'l & Military		7130X35 7140X35 Com'l & Military	
Symbol	Parameter	Min.	Max.	Min.	Мах.	Min.	Max.	Unit
WRITE CYCLI	E							
twc	Write Cycle Time <sup>(3)</sup>	20		25		35		ns
tew	Chip Enable to End-of-Write	15		20		30		ns
taw	Address Valid to End-of-Write	15		20		30	—	ns
tas	Address Set-up Time	0	-	0		0	—	ns
tWP	Write Pulse Width <sup>(4)</sup>	15	—	15		25	—	ns
twr	Write Recovery Time	0	—	0		0	—	ns
tDW	Data Valid to End-of-Write	10	-	12		15	—	ns
tHZ	Output High-Z Time <sup>(1)</sup>	—	10	_	10		15	ns
tDH	Data Hold Time	0		0		0		ns
twz	Write Enable to Output in High-Z <sup>(1)</sup>		10	_	10		15	ns
tow	Output Active from End-of-Write <sup>(1)</sup>	0	-	0		0	—	ns
			-	-			-	2689 tbl 10
				714 Com	0X55 0X55 'I, Ind ilitary	7140 Com	0X100 0X100 'I, Ind ilitary	
Symbol	Parameter			Min.	Max.	Min.	Max.	Unit
WRITE CYCL	E							
twc	Write Cycle Time <sup>(3)</sup>			55		100		ns
tew	Chip Enable to End-of-Write			40	_	90		ns
taw	Address Valid to End-of-Write			40		90		ns
tas	Address Set-up Time			0		0		ns
twp	Write Pulse Width <sup>(4)</sup>			30		55		ns
twr	Write Recovery Time			0		0		ns
							1	1

tow NOTES:

tDW

tHZ

tDН

twz

20

0

0

25

25

40

0

0

ns

ns

ns

ns

ns 2689 tbl 10b

40

40

2. PLCC, TQFP and STQFP packages only.

5. 'X' in part numbers indicates power rating (SA or LA).

Data Valid to End-of-Write

Write Enable to Output in High-Z<sup>(1)</sup>

Output Active from End-of-Write<sup>(1)</sup>

Output High-Z Time<sup>(1)</sup>

Data Hold Time


6. Industrial temperature: for other speeds, packages and powers contact your sales office.

<sup>1.</sup> Transition is measured ±500mV from Low or High-impedance voltage with Output Test Load (Figure 2). This parameter is guaranteed by device characterization but is not production tested.


<sup>3.</sup> For MASTER/SLAVE combination, twc = tBAA + twp, since R/W = VIL must occur after tBAA.

<sup>4.</sup> If OE is LOW during a RW controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers to turn off data to be placed on the bus for the required tow. If OE is HIGH during a R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

Timing Waveform of Write Cycle No. 1, (R/W Controlled Timing)<sup>(1,5,8)</sup>



# Timing Waveform of Write Cycle No. 2, (CE Controlled Timing)<sup>(1,5)</sup>



NOTES:

- 1.  $R/\overline{W}$  or  $\overline{CE}$  must be HIGH during all address transitions.
- 2. A write occurs during the overlap (tew or twp) of  $\overline{CE} = V_{IL}$  and  $R/\overline{W} = V_{IL}$ .
- 3. twr is measured from the earlier of  $\overline{CE}$  or R/W going HIGH to the end of the write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.
- 5. If the CE LOW transition occurs simultaneously with or after the R/W LOW transition, the outputs remain in the HIGH impedance state.
- 6. Timing depends on which enable signal ( $\overline{CE}$  or  $R/\overline{W}$ ) is asserted last.
- 7. This parameter is determined be device characterization, but is not production tested. Transition is measured ±500mV from steady state with the Output Test Load (Figure 2).
- 8. If  $\overline{OE}$  is LOW during a R/W controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers to turn off data to be placed on the bus for the required tow. If  $\overline{OE}$  is HIGH during a R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

1.	PLCC,	TQFP	and	STQFP	packages	only.	

NOTES:

2. Port-to-port delay through RAM cells from the writing port to the reading port, refer to "Timing Waveform of Write with Port -to-Port Read and BUSY."

3. To ensure that the earlier of the two ports wins.

4. tBDD is a calculated parameter and is the greater of 0, twDD - twP (actual) or tDDD - tDw (actual).

5. To ensure that a write cycle is inhibited on port 'B' during contention on port 'A'.

6. To ensure that a write cycle is completed on port 'B' after contention on port 'A'.

7. 'X' in part numbers indicates power rating (S or L).

8. Industrial temperature: for other speeds, packages and powers contact your sales office.

12

5			
			-
		actoristics	


# Operating Temperature and Supply Voltage Range<sup>(7,9)</sup>

		714	7130X20 <sup>(1)</sup> 7140X20 <sup>(1)</sup> Com'l Only			7130X35 7140X35 Com'l & Military			
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
BUSY TIMING	G (For MASTER IDT 7130)								
tBAA	BUSY Access Time from Address	—	20		20		20	ns	
<b>t</b> BDA	BUSY Disable Time from Address	—	20		20		20	ns	
tBAC .	BUSY Access Time from Chip Enable	_	20		20		20	ns	
tBDC	BUSY Disable Time from Chip Enable		20		20		20	ns	
twн	Write Hold After BUSY <sup>(6)</sup>	12		15		20	_	ns	
twdd	Write Pulse to Data Delay <sup>(2)</sup>	_	40	_	50		60	ns	
tDDD	Write Data Valid to Read Data Delay <sup>(2)</sup>		30	_	35		35	ns	
taps	Arbitration Priority Set-up Time <sup>(3)</sup>	5		5		5	—	ns	
tBDD	BUSY Disable to Valid Data <sup>(4)</sup>	_	25	_	35		35	ns	
BUSY INPUT	TIMING (For SLAVE IDT 7140)								
twв	Write to BUSY Input <sup>(5)</sup>	0		0		0	_	ns	
twн	Write Hold After BUSY <sup>(6)</sup>	12		15	_	20	_	ns	
twdd	Write Pulse to Data Delay <sup>(2)</sup>		40		50		60	ns	
tood	Write Data Valid to Read Data Delay <sup>(2)</sup>		30		35		35	ns	
				-				2689 tbl 11 a	
		7130X55 7140X55 Com'l, Ind & Military		7130X100 7140X100 Com'l, Ind & Military					
Symbol	Parameter							Unit	
	Parameter G (For MASTER IDT 7130)			& M	ilitary	& M	ilitary	Unit	
				& M	ilitary	& M	ilitary	Unit	
BUSY TIMING	G (For MASTER IDT 7130)			& M Min.	ilitary Max.	& M Min.	ilitary Max.	1	
BUSY TIMING	G (For MASTER IDT 7130) BUSY Access Time from Address]			& M Min.	ilitary Max. 30	& M Min.	ilitary Max. 50	ns	
BUSY TIMINO tBAA tBDA	G (For MASTER IDT 7130) BUSY Access Time from Address] BUSY Disable Time from Address			& M Min. 	ilitary Max. 30 30	& M Min.	ilitary Max. 50 50	ns ns	
BUSY TIMINO tBAA tBDA tBAC	G (For MASTER IDT 7130)         BUSY Access Time from Address]         BUSY Disable Time from Address         BUSY Access Time from Chip Enable			& M Min.	ilitary Max. 30 30 30 30	& M Min.	ilitary Max. 50 50 50	ns ns ns	
BUSY TIMINO tBAA tBDA tBAC tBDC	G (For MASTER IDT 7130)         BUSY Access Time from Address]         BUSY Disable Time from Address         BUSY Access Time from Chip Enable         BUSY Disable Time from Chip Enable			& M Min.	ilitary Max. 30 30 30 30 30	& M Min.	ilitary Max. 50 50 50	ns ns ns ns	
BUSY TIMING tBAA tBDA tBAC tBDC tWH	G (For MASTER IDT 7130) BUSY Access Time from Address] BUSY Disable Time from Address BUSY Access Time from Chip Enable BUSY Disable Time from Chip Enable Write Hold After BUSY <sup>®</sup>			& M Min.	Ilitary           Max.           30           30           30           30           30           30	& M Min.	ilitary Max. 50 50 50 50 50 	ns ns ns ns ns	
BUSY TIMINO tBAA tBDA tBAC tBDC tWH tWDD	G (For MASTER IDT 7130)         BUSY Access Time from Address]         BUSY Disable Time from Address         BUSY Access Time from Chip Enable         BUSY Disable Time from Chip Enable         Write Hold After BUSY <sup>(6)</sup> Write Pulse to Data Delay <sup>(2)</sup>			& M Min.	30         30           30         30           30         30           30         80	& M Min.	Solution           50           50           50           50           50           100           120	ns ns ns ns ns ns	
BUSY TIMINO tBAA tBDA tBAC tBDC tWH tWD tDDD	G (For MASTER IDT 7130)         BUSY Access Time from Address]         BUSY Disable Time from Address         BUSY Access Time from Chip Enable         BUSY Disable Time from Chip Enable         Write Hold After BUSY <sup>(6)</sup> Write Pulse to Data Delay <sup>(2)</sup> Write Data Valid to Read Data Delay <sup>(2)</sup>			& M Min. —— —— 20 ——	Max.           30           30           30           30           30           30           30           55	& M Min. —— —— 20 ——	Solution           50           50           50           50           50           100	ns ns ns ns ns ns ns	
BUSY TIMINO tBAA tBDA tBDC tBDC tWH tWDD tDDD tAPS tBDD	G (For MASTER IDT 7130)         BUSY Access Time from Address]         BUSY Disable Time from Address         BUSY Access Time from Chip Enable         BUSY Disable Time from Chip Enable         BUSY Disable Time from Chip Enable         Write Hold After BUSY <sup>(6)</sup> Write Pulse to Data Delay <sup>(2)</sup> Write Data Valid to Read Data Delay <sup>(2)</sup> Arbitration Priority Set-up Time <sup>(3)</sup>			& M Min. — — 20 — 5	Max.           30           30           30           30           30           55	& M Min. —— —— 20 ——	Solution           50           50           50           50           50           120           100	ns ns ns ns ns ns ns ns ns	
BUSY TIMINO IBAA IBDA IBDA IBDC IBDC IWH ICDD ICDD ICDD IDDDD IDDDD IDDD IDDDDD IDDDD IDDDD IDDDDD IDDDDD IDDDD IDDDDD IDDDDD IDDDDD IDDDDDD IDDDDDDDD	G (For MASTER IDT 7130)         BUSY Access Time from Address]         BUSY Disable Time from Address         BUSY Access Time from Chip Enable         BUSY Disable Time from Chip Enable         Write Hold After BUSY <sup>(6)</sup> Write Pulse to Data Delay <sup>(2)</sup> Write Data Valid to Read Data Delay <sup>(2)</sup> Arbitration Priority Set-up Time <sup>(3)</sup> BUSY Disable to Valid Data <sup>(4)</sup>			& M Min. — — 20 — 5	Max.           30           30           30           30           30           55	& M Min. —— —— 20 ——	Solution           50           50           50           50           50           120           100	ns ns ns ns ns ns ns ns ns	
BUSY TIMINO tBAA tBDA tBDC tBDC tWH tWDD tDDD tAPS tBDD BUSY INPUT twB	G (For MASTER IDT 7130)         BUSY Access Time from Address]         BUSY Disable Time from Address         BUSY Access Time from Chip Enable         BUSY Disable Time from Chip Enable         BUSY Disable Time from Chip Enable         Write Hold After BUSY <sup>(6)</sup> Write Pulse to Data Delay <sup>(2)</sup> Write Data Valid to Read Data Delay <sup>(2)</sup> Arbitration Priority Set-up Time <sup>(3)</sup> BUSY Disable to Valid Data <sup>(4)</sup> TIMING (For SLAVE IDT 7140)			& M Min. 	Max.           30           30           30           30           30           55              55	& M Min. — — 20 — 5 —	So           50           50           50           50           50           100              65	ns ns ns ns ns ns ns ns ns	
BUSY TIMINO tBAA tBDA tBDC tBDC tWH tWDD tDDD tAPS tBDD	G (For MASTER IDT 7130)         BUSY Access Time from Address]         BUSY Disable Time from Address         BUSY Access Time from Chip Enable         BUSY Disable Time from Chip Enable         BUSY Disable Time from Chip Enable         Write Hold After BUSY <sup>(6)</sup> Write Pulse to Data Delay <sup>(2)</sup> Write Data Valid to Read Data Delay <sup>(2)</sup> Arbitration Priority Set-up Time <sup>(3)</sup> BUSY Disable to Valid Data <sup>(4)</sup> TIMING (For SLAVE IDT 7140)         Write to BUSY Input <sup>(6)</sup>			& M Min. — — 20 — — 5 — 5 —	Max.           30           30           30           30           30           55              55	& M Min. — — 20 — — 5 — 5 —	ilitary Max. 50 50 50 50 50 120 100  65	ns ns ns ns ns ns ns ns ns ns	

IDT7130SA/LA and IDT7140SA/LA High-Speed 1K x 8 Dual-Port Static SRAM

2689 tbl 11b

# Timing Waveform of Write with Port-to-Port Read and **BUSY**<sup>(2,3,4)</sup>




#### NOTES:

1. To ensure that the earlier of the two ports wins. tBDD is ignored for slave (IDT7140).

- 2.  $\overline{CE}L = \overline{CE}R = VIL$
- 3.  $\overline{OE} = V_{IL}$  for the reading port.

4. All timing is the same for the left and right ports. Port 'A' may be either the left or right port. Port "B" is opposite from port "A".

# Timing Waveform of Write with $\overline{\text{BUSY}}^{(3)}$




#### NOTES:

1. twH must be met for both BUSY Input (IDT7140, slave) or Output (IDT7130 master).


2. BUSY is asserted on port "B" blocking R/W"B", until BUSY"B" goes HIGH.

3. All timing is the same for the left and right ports. Port "A" may be either the left or right port. Port "B" is oppsite from port "A".

# Timing Waveform of **BUSY** Arbitration Controlled by **CE** Timing<sup>(1)</sup>



# Timing Waveform by **BUSY** Arbitration Controlled by Address Match Timing<sup>(1)</sup>



NOTES:

1. All timing is the same for left and right ports. Port "A" may be either left or right port. Port "B" is the opposite from port "A".

2. If tAPS is not satisified, the BUSY will be asserted on one side or the other, but there is no guarantee on which side BUSY will be asserted (7130 only).

# AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range<sup>(2,3)</sup>

	•				-					
			7130X20 <sup>(1)</sup> 7140X20 <sup>(1)</sup> Com'l Only		7130X25 7140X25 Com'l & Military		7130X35 7140X35 Com'l & Military			
Symbol	Parameter		Min.	Max.	Min.	Max.	Min.	Max.	Unit	
INTERRUPT TIMING										
tas	Address Set-up Time		0		0	_	0	_	ns	
twr	Write Recovery Time		0		0	_	0	—	ns	
tins	Interrupt Set Time			20		25		25	ns	
tinr	Interrupt Reset Time			20	_	25		25	ns	
	÷		_				_	-	2689 tbl 12	

NOTES:

1. PLCC, TQFP and STQFP package only.

2. 'X' in part numbers indicates power rating (SA or LA).

3. Industrial temperature: for other speeds, packages and powers contact your sales office.

## AC Electrical characteristics Over the Operating Temperature and Supply Voltage Range<sup>(1,2)</sup>


		714 Com	0X55 0X55 1, Ind litary	7130X100 7140X100 Com'l, Ind & Military		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
INTERRUPT 1	TIMING					
tas	Address Set-up Time	0		0		ns
twr	Write Recovery Time	0		0		ns
tins	Interrupt Set Time		45		60	ns
tinr	Interrupt Reset Time		45		60	ns

NOTES:

1. 'X' in part numbers indicates power rating (SA or LA).

2. Industrial temperature: for other speeds, packages and powers contact your sales office.


# Timing Waveform of Interrupt Mode<sup>(1)</sup>



2689 drw 16

2689 tbl 12b

**INT** Clear:



#### NOTES:.

1. All timing is the same for left and right ports. Port "A" may be either left or right port. Port "B" is the opposite from port "A".

2. See Interrupt Truth Table II.

- 3. Timing depends on which enable signal  $(\overline{CE} \text{ or } R/\overline{W})$  is asserted last.
- 4. Timing depends on which enable signal  $(\overline{CE} \text{ or } R/\overline{W})$  is de-asserted first.

# **Truth Tables**

# Truth Table I — Non-Contention Read/Write Control<sup>(4)</sup>

	Inputs <sup>(1)</sup>			
R/W	Ē	ŌĒ	D0-7	Function
Х	Н	Х	Z	Port Disabled and in Power-Down Mode, IsB2 or IsB4
Х	Н	Х	Z	$\overline{CER} = \overline{CEL} = VH$ , Power-Down Mode, ISB1 or ISB3
L	L	Х	DATAIN	Data on Port Written into Memory <sup>2)</sup>
Н	L	L	DATAOUT	Data in Memory Output on Port <sup>(3)</sup>
Н	L	Н	Z	High Impedance Outputs

NOTES:

1. A0L – A10L I A0R – A10R.

2. If  $\overline{\text{BUSY}}$  = L, data is not written.

3. If  $\overline{\text{BUSY}}$  = L, data may not be valid, see twod and todd timing.

4. 'H' = VIH, 'L' = VIL, 'X' = DON'T CARE, 'Z' = HIGH IMPEDANCE

# Truth Table II — Interrupt Flag<sup>(1,4)</sup>

		Left Port			Right Port					
R/₩∟	CEL	ŌĒL	A9L-A0L	ĪNT∟	R/WR	CER	ŌĒR	A9R-A0R	<b>INT</b> <sub>R</sub>	Function
L	L	Х	3FF	Х	Х	Х	Х	Х	L <sup>(2)</sup>	Set Right INTR Flag
Х	Х	Х	Х	Х	Х	L	L	3FF	H <sup>(3)</sup>	Reset Right INTR Flag
Х	Х	Х	Х	L <sup>(3)</sup>	L	L	Х	3FE	х	Set Left ĪNT∟ Flag
Х	L	L	3FE	H <sup>(2)</sup>	Х	Х	Х	Х	Х	Reset Left $\overline{INT}_L$ Flag

#### NOTES:

1. Assumes  $\overline{\text{BUSY}}$ L =  $\overline{\text{BUSY}}$ R = VIH

2. If  $\overline{\text{BUSY}}$ L = VIL, then No Change.

3. If  $\overline{\text{BUSY}}R = VIL$ , then No Change.

4. 'H' = HIGH,' L' = LOW,' X' = DON'T CARE

# Truth Table III — Address **BUSY** Arbitration

	Inputs			puts	
ĒĒ∟	ĒĒR	A0L-A9L A0R-A9R	BUS YL <sup>(1)</sup>	BUSYR <sup>(1)</sup>	Function
Х	Х	NO MATCH	Н	Н	Normal
Н	Х	MATCH	Н	Н	Normal
Х	Н	MATCH	Н	Н	Normal
L	L	MATCH	(2)	(2)	Write Inhibit <sup>(3)</sup>

#### NOTES:

2689 tbl 15

- Pins BUSY<sub>L</sub> and BUSY<sub>R</sub> are both outputs for IDT7130 (master). Both are inputs for IDT7140 (slave). BUSY<sub>X</sub> outputs on the IDT7130 are open drain, not push-pull outputs. On slaves the BUSY<sub>X</sub> input internally inhibits writes.
- 2. 'L' if the inputs to the opposite port were stable prior to the address and enable inputs of this port. 'H' if the inputs to the opposite port became stable after the address and enable inputs of this port. If tAPS is not met, either  $\overline{BUSY}_{L}$  or  $\overline{BUSY}_{R}$  = LOW will result.  $\overline{BUSY}_{L}$  and  $\overline{BUSY}_{R}$  outputs can not be LOW simultaneously.
- Writes to the left port are internally ignored when BUSYL outputs are driving LOW regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving LOW regardless of actual logic level on the pin.

2689 tbl 14

2689 tbl 13

### **Functional Description**

The IDT7130/IDT7140 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT7130/IDT7140 has an automatic power down feature controlled by  $\overline{CE}$ . The  $\overline{CE}$  controls onchip power down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{CE} = VIH$ ). When a port is enabled, access to the entire memory array is permitted.

### Interrupts

If the user chooses the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag ( $\overline{INTL}$ ) is asserted when the right port writes to memory location 3FE (HEX), where a write is defined as the  $\overline{CER} = R/\overline{WR} = VILper$  Truth Table II. The left port clears the interrupt by access address location 3FE access when  $\overline{CEL} = \overline{OEL} = VIL, R/W$  is a "don't care". Likewise, the right port interrupt flag ( $\overline{INTR}$ ) is asserted when the left port writes to memory location 3FF (HEX) and to clear the interrupt flag ( $\overline{INTR}$ ), the right port must access the memory location 3FF. The message (8 bits) at 3FE or 3FF is user-defined, since it is an addressable SRAM location. If the interrupt function is not used, address locations 3FE and 3FF are not used as mail boxes, but as part of the random access memory. Refer to Truth Table II for the interrupt operation.

### **Busy Logic**

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "Busy". The  $\overline{\text{BUSY}}$  pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a  $\overline{\text{BUSY}}$  indication, the write signal is gated internally to prevent the write from proceeding.

The use of  $\overline{\text{BUSY}}$  logic is not required or desirable for all applications. In some cases it may be useful to logically OR the  $\overline{\text{BUSY}}$  outputs together and use any  $\overline{\text{BUSY}}$  indication as an interrupt source to flag the event of an illegal or illogical operation. In slave mode the  $\overline{\text{BUSY}}$  pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the  $\overline{\text{BUSY}}$  pins HIGH. If desired, unintended write operations can be prevented to a port by tying the  $\overline{\text{BUSY}}$  pin for that port LOW.

The BUSY outputs on the IDT7130 RAM (Master) are open drain type outputs and require open drain resistors to operate. If these

Military, Industrial and Commercial Temperature Ranges

RAMs are being expanded in depth, then the BUSY indication for the resulting array does not require the use of an external AND gate.

# Width Expansion with Busy Logic Master/Slave Arrays

When expanding an RAM array in width while using busy logic, one master part is used to decide which side of the RAM array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT7130/IDT7140 RAMs the BUSY pin is an output if the part is Master (IDT7130), and the BUSY pin is an input if the part is a Slave (IDT7140) as shown in Figure 3.





Figure 3. Busy and chip enable routing for both width and depth expansion with IDT7130 (Master) and IDT7140 (Slave)RAMs.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The  $\overline{\text{BUSY}}$  arbitration, on a Master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a  $\overline{\text{BUSY}}$  flag to be output from the master before the actual write pulse can be initiated with either the R/W signal or the byte enables. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

# **Ordering Information**



2689 drw 19

#### NOTES:

1. Industrial temperature range is available on selected PLCC packages in standard temperature.

For other speeds, packages and powers contact your sales office.

# **Datasheet Document History**

 3/15/99: Initiated datasheet document history Converted to new format Cosmetic and typographical corrections Pages 2 and 3 Added additional notes to pin configurations
 6/8/99: Changed drawing format
 8/2/99: Page 2 Corrected package number in note 3



**CORPORATE HEADQUARTERS** 2975 Stender Way Santa Clara, CA 95054 for SALES: 800-345-7015 or 408-727-5166 fax: 408-492-8674 www.idt.com for Tech Support: 831-754-4613 DualPortHelp@idt.com

The IDT logo is a registered trademark of Integrated Device Technology, Inc.