## CMOS STATIC RAM 256K (32K x 8-BIT)

IDT71256SA70

### **FEATURES:**

- 32K x 8 CMOS static RAM
- · Equal access and cycle times
  - -- Commercial: 70ns
- One Chip Select plus one Output Enable pin
- Bidirectional data inputs and outputs directly TTL-compatible
- · Low power consumption via chip deselect
- Available in 28-pin 30 mil Plastic SOJ, 28-pin 300 mil Plastic Dip, 28-pin 300 mil TSOP Type I, and 28-pin 600 mil Plastic Dip.


### **DESCRIPTION:**

The IDT71256SA is a 262,144-bit medium-speed Static RAM organized as 32K x 8. It is fabricated using IDT's high-perfomance, high-reliability CMOS technology. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost-effective solution for your memory needs.

All bidirectional inputs and outputs of the IDT71256SA are TTL-compatible and operation is from a single 5V supply. Fully static asynchronous circuitry is used, requiring no clocks or refresh for operation.


The IDT71256SA is packaged in a 28-pin 300 mil Plastic SOJ, 28-pin 300 mil Plastic Dip, 28-pin 300 mil TSOP Type I and 28-pin 600 mil Plastic Dip.

## **FUNCTIONAL BLOCK DIAGRAM**




The IDT logo is a registered trademark of Integrated Device Technology, Inc.

## PIN CONFIGURATION



#### SOJ/DIP **TOP VIEW**



**TSOP TOP VIEW** 

## RECOMMENDED DC OPERATING **CONDITIONS**

| Symbol | Parameter          | Min.                | Тур. | Max.    | Unit |
|--------|--------------------|---------------------|------|---------|------|
| Vcc    | Supply Voltage     | 4.5                 | 5.0  | 5.5     | V    |
| GND    | Supply Voltage     | 0                   | 0    | 0       | V    |
| ViH    | Input High Voltage | 2.2                 | _    | Vcc+0.5 | ٧    |
| VIL    | Input Low Voltage  | -0.5 <sup>(1)</sup> | _    | 0.8     | V    |

#### NOTE:

3567 tbl 01 1. VIL (min.) = -1.5V for pulse width less than 10ns, once per cycle.

# ABSOLUTE MAXIMUM RATINGS(1)

| Symbol               | Rating                               | Com'l.       | Unit |
|----------------------|--------------------------------------|--------------|------|
| VTERM <sup>(2)</sup> | Terminal Voltage with Respect to GND | -0.5 to +7.0 | >    |
| Та                   | Operating<br>Temperature             | 0 to +70     | °C   |
| TBIAS                | Temperature<br>Under Bias            | -55 to +125  | °C   |
| Tstg                 | Storage<br>Temperature               | -55 to +125  | ç    |
| Рт                   | Power<br>Dissipation                 | 1.0          | W    |
| Іоит                 | DC Output<br>Current                 | 50           | mA   |

#### NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### **CAPACITANCE**

 $(TA = +25^{\circ}C, f = 1.0MHz, SOJ package)$ 

| •      |                          |            |      |      |
|--------|--------------------------|------------|------|------|
| Symbol | Parameter <sup>(1)</sup> | Conditions | Max. | Unit |
| CIN    | Input Capacitance        | VIN = 3dV  | 11   | pF   |
| CI/O   | I/O Capacitance          | Vout = 3dV | 11   | pF   |

## NOTE:

1. This parameter is guaranteed by device characterization, but not prod-

## TRUTH TABLE(1,2)

| <u>CS</u> | ŌĒ | WE | I/O     | Function                    |
|-----------|----|----|---------|-----------------------------|
| L         | L  | Н  | DATAout | Read Data                   |
| L         | Χ  | L  | DATAIN  | Write Data                  |
| L         | Н  | Н  | High-Z  | Outputs Disabled            |
| Н         | Х  | Х  | High-Z  | Deselected — Standby (ISB)  |
| VHC(3)    | Х  | Χ  | High-Z  | Deselected — Standby (ISB1) |

#### NOTES:

3567 tbl 04

- 1.  $H = V_{IH}$ ,  $L = V_{IL}$ , x = Don't care.
- 2. VLC = 0.2V, VHC = VCC 0.2V.
- 3. Other inputs  $\geq$ VHC or  $\leq$ VLC.

#### DC ELECTRICAL CHARACTERISTICS

 $Vcc = 5.0V \pm 10\%$ 

|        |                        |  | IDT71256SA |      |      |
|--------|------------------------|--|------------|------|------|
| Symbol | Parameter              | Test Condition                                       | Min.       | Max. | Unit |
| ILI    | Input Leakage Current  | Vcc = Max., Vin = GND to Vcc                         | _          | 5    | μΑ   |
| ILO    | Output Leakage Current | $VCC = Max., \overline{CS} = VIH, VOUT = GND to VCC$ | _          | 5    | μΑ   |
| Vol    | Output Low Voltage     | IOL = 8mA, VCC = Min.                                | _          | 0.4  | V    |
| Voн    | Output High Voltage    | IOH = -4mA, Vcc = Min.                               | 2.4        | _    | V    |

3567 tbl 05

3567 tbl 06

# DC ELECTRICAL CHARACTERISTICS<sup>(1)</sup>

 $(VCC = 5.0V \pm 10\%, VLC = 0.2V, VHC = VCC-0.2V)$ 

|        |   | 71256SA70 |      |
|--------|---|-----------|------|
| Symbol | Parameter   | Com'l.    | Unit |
| Icc    | Dynamic Operating Current $\overline{CS} \le VIL$ , Outputs Open, $VCC = Max.$ , $f = fMAX^{(2)}$   | 130       | mA   |
| ISB    | Standby Power Supply Current (TTL Level) $\overline{CS} \ge VIH$ , Outputs Open, VCC = Max., f = fMAX <sup>(2)</sup>  | 20        | mA   |
| ISB1   | Standby Power Supply Current (CMOS Level) $\overline{CS} \geq \text{VHc, Outputs Open, Vcc} = \text{Max., f} = 0^{(2)}$ $\text{VIN} \leq \text{VLc or VIN} \geq \text{VHc}$ | 15        | mA   |

### NOTES:

- 1. All values are maximum guaranteed values.
- 2. fmax = 1/trc (all address inputs are cycling at fmax); f = 0 means no address input lines are changing .

## **AC TEST CONDITIONS**

| Input Pulse Levels            | GND to 3.0V         |
|-------------------------------|---------------------|
| Input Rise/Fall Times         | 3ns                 |
| Input Timing Reference Levels | 1.5V                |
| Output Reference Levels       | 1.5V                |
| AC Test Load                  | See Figures 1 and 2 |

3567 tbl 07



\*Including jig and scope capacitance.

Figure 1. AC Test Load

Figure 2. AC Test Load (for tclz, tolz, tchz, tohz, tow, and twhz)


## **AC ELECTRICAL CHARACTERISTICS** (Vcc = 5.0V ± 10%, CommercialTemperature Range Only)

|                     | 71256                              |      | SA70      |           |
|---------------------|------------------------------------|------|-----------|-----------|
| Symbol              | Parameter                          | Min. | Min. Max. |           |
| Read Cyc            | le                                 | •    |           |           |
| trc                 | Read Cycle Time                    | 70   | _         | ns        |
| tAA                 | Address Access Time                | _    | 70        | ns        |
| tacs                | Chip Select Access Time            | _    | 70        | ns        |
| tcLZ <sup>(2)</sup> | Chip Select to Output in Low-Z     | 4    | _         | ns        |
| tcHz <sup>(2)</sup> | Chip Deselect to Output in High-Z  | 0    | 11        | ns        |
| toe                 | Output Enable to Output Valid      | _    | 11        | ns        |
| tolz <sup>(2)</sup> | Output Enable to Output in Low-Z   | 0    | _         | ns        |
| toHZ <sup>(2)</sup> | Output Disable to Output in High-Z | 0    | 10        | ns        |
| tон                 | Output Hold from Address Change    | 3    | _         | ns        |
| tPU <sup>(2)</sup>  | Chip Select to Power Up Time       | 0    |           | ns        |
| $tPD^{(2)}$         | Chip Deselect to Power Down Time   | _    | 25        | ns        |
| Write Cyc           | le                                 |      |           |           |
| twc                 | Write Cycle Time                   | 70   | _         | ns        |
| taw                 | Address Valid to End of Write      | 20   | _         | ns        |
| tcw                 | Chip Select to End of Write        | 20   | _         | ns        |
| tas                 | Address Set-up Time                | 0    | _         | ns        |
| twp                 | Write Pulse Width                  | 20   | _         | ns        |
| twr                 | Write Recovery Time                | 0    | _         | ns        |
| tow                 | Data Valid to End of Write         | 13   | _         | ns        |
| tDH                 | Data Hold Time                     | 0    | _         | ns        |
| tow <sup>(2)</sup>  | Output Active from End of Write    | 4    | _         | ns        |
| twHZ <sup>(2)</sup> | Write Enable to Output in High-Z   | 0    | 11        | ns        |
| OTES:               |                                    | '    | 3         | 567 tbl 0 |


1. 0° to +70°C temperature range only.

2. This parameter is guaranteed with the AC Load (Figure 2) by device characterization, but is not production tested.

## TIMING WAVEFORM OF READ CYCLE NO. 1<sup>(1)</sup>




# TIMING WAVEFORM OF READ CYCLE NO. $2^{(1,2,4)}$




- 1. WE is HIGH for Read Cycle.
- 2. Device is continuously selected,  $\overline{\text{CS}}$  is LOW.
- 3. Address must be valid prior to or coincident with the later of  $\overline{\text{CS}}$  transition LOW; otherwise tax is the limiting parameter.
- OE is LOW.
- Transition is measured ±200mV from steady state.

## TIMING WAVEFORM OF WRITE CYCLE NO.1 (WE CONTROLLED TIMING)(1,2,3,5)




## TIMING WAVEFORM OF WRITE CYCLE NO.2 (CS CONTROLLED TIMING)(1,2,5)



- 1. WE or CS must be HIGH during all address transitions.
- 2. A write occurs during the overlap of a LOW  $\overline{\text{CS}}$  and a LOW  $\overline{\text{WE}}$ .
- 3.  $\overline{OE}$  is continuously HIGH. If during a  $\overline{WE}$  controlled write cycle  $\overline{OE}$  is LOW, twp must be greater than or equal to twHz + tDW to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If  $\overline{\sf OE}$  is HIGH during a  $\overline{\sf WE}$  controlled write cycle, this requirement does not apply and the minimum write pulse is as short as the specified twp.
- 4. During this period, I/O pins are in the output state, and input signals must not be applied.
- 5. If the CS LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high-impedance state.
- Transition is measured ±200mV from steady state.

## **ORDERING INFORMATION**



3567 drw 10