

## 1. SCOPE

1.1 Scope. This drawing documents three product assurance class levels consisting of high reliability (device classes $Q$ and M ), space application (device class V ) and for appropriate satellite and similar applications (device class T ). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN. For device class T, the user is encouraged to review the manufacturer's Quality Management (QM) plan as part of their evaluation of these parts and their acceptability in the intended application.
1.2 PIN. The PIN is as shown in the following example:

1.2.1 RHA designator. Device classes Q, T and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
1.2.2 Device type(s). The device type(s) identify the circuit function as follows:

Device type
01

02

Generic number
HS-1840RH

HS-1840ARH

## Circuit function

Radiation hardened DI single 16-channel analog MUX / DEMUX with high impedance analog input overvoltage protection

Radiation hardened DI single 16-channel analog MUX / DEMUX with high impedance analog input overvoltage protection
1.2.3 Device class designator. The device class designator is a single letter identifying the product assurance level as follows:

Device class
M

Q, V
T

## Device requirements documentation

Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A

Certification and qualification to MIL-PRF-38535
Certification and qualification to MIL-PRF-38535 with performance as specified in the device manufacturers approved quality management plan.
1.2.4 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows:

| Outline letter |  | Descriptive designator |  | Terminals |
| :---: | :---: | :---: | :---: | :--- |
|  |  |  |  | Package style |
| X | CDIP2-T28 |  |  |  |
| Y | CDFP3-F28 |  | 28 | Dual-in-line |
|  |  |  |  | Flat pack |


| STANDARD MICROCIRCUIT DRAWING | $\begin{gathered} \hline \text { SIZE } \\ \mathbf{A} \end{gathered}$ |  | 5962-95630 |
| :---: | :---: | :---: | :---: |
| DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 |  | $\begin{gathered} \text { REVISION LEVEL } \\ \mathbf{F} \end{gathered}$ | SHEET $2$ |

DSCC FORM 2234
APR 97
1.2.5 Lead finish. The lead finish is as specified in MIL-PRF-38535 for device classes Q, T and V or MIL-PRF-38535, appendix A for device class M .

### 1.3 Absolute maximum ratings. 1/

Supply voltage between V+ and V- :
Device type 01 ........................................................................... 40 V
$\qquad$
Supply voltage between V+ and GND :
Device type 01 ........................................................................ +20 V
Device type 02 ........................................................................ +16.5 V

Supply voltage between V- and GND :
Device type 01 ........................................................................ 20 V
Device type 02 ......................................................................... -16.5 V
$V_{\text {REF }}$ to GND :
Device type 01 .......................................................................... 20 V
Device type 02 .................................................................................... +16.5 V
Digital input overvoltage range .................................................... ((GND) - 4 V$) \leq \mathrm{V}_{\mathrm{A}} \leq\left(\left(\mathrm{V}_{\mathrm{REF}}\right)+4 \mathrm{~V}\right)$
Analog input overvoltage range (power on/off):
Device type 01 ........................................................................... $25 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq+25 \mathrm{~V}$
Device type 02.......................................................................... $35 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq+35 \mathrm{~V}$
Storage temperature range ......................................................... $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Maximum package power dissipation (PD): 2/
Case X ............................................................................. 1600 mW
Case Y ................................................................................... 1400 mW
Lead temperature (soldering, 10 seconds).................................... $+275^{\circ} \mathrm{C}$
Thermal resistance, junction-to-case ( $\theta_{\mathrm{Jc}}$ ) ................................... See MIL-STD-1835
Thermal resistance, junction-to-ambient ( $\theta \mathrm{JA}$ ):
Case $X$.......................................................................... $83.1^{\circ} \mathrm{C} / \mathrm{W}$
Case Y
1.4 Recommended operating conditions.

Positive supply voltage ( $\mathrm{V}+$ ) ......................................................... 15 V
Negative supply voltage (V-).............................................................. 15 V






1/ Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.
2/ The derating factor for case X shall be $20.4 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$, above $\mathrm{T}_{\mathrm{A}}=+95^{\circ} \mathrm{C}$, and for case Y shall be $18.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $\mathrm{T}_{\mathrm{A}}=+95^{\circ} \mathrm{C}$.

| STANDARD | SIZE |  | 5962-95630 |
| :---: | :---: | :---: | :---: |
| MICROCIRCUIT DRAWING |  |  |  |
| DEFENSE SUPPLY CENTER COLUMBUS |  |  |  |
| COLUMBUS, OHIO 43218-3990 |  |  |  |

```
1.5 Radiation features. 3/
```

SEP effective let no upsets:


## 2. APPLICABLE DOCUMENTS

2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION
MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.
DEPARTMENT OF DEFENSE STANDARDS
MIL-STD-883 - Test Method Standard Microcircuits.
MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

## DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.
MIL-HDBK-780 - Standard Microcircuit Drawings.
(Copies of these documents are available online at http://assist.daps.dla.mil/quicksearch/ or www.dodssp.daps.mil or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)
2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3/ Guaranteed by process design, but not tested, unless specified in table I herein.

| STANDARD MICROCIRCUIT DRAWING | $\begin{gathered} \text { SIZE } \\ \mathbf{A} \end{gathered}$ |  | 5962-95630 |
| :---: | :---: | :---: | :---: |
| DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 |  | REVISION LEVEL | SHEET $4$ |

## 3. REQUIREMENTS

3.1 Item requirements. The individual item requirements for device classes $\mathrm{Q}, \mathrm{T}$ and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level devices and as specified herein.
3.1.1 Microcircuit die. For the requirements for microcircuit die, see appendix $A$ to this document.
3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q, T and V or MIL-PRF-38535, appendix A and herein for device class M.
3.2.1 Case outlines. The case outlines shall be in accordance with 1.2 .4 herein.
3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1.
3.2.3 Truth table. The truth table shall be as specified on figure 2.
3.2.4 Logic diagrams. The logic diagrams shall be as specified on figure 3.
3.2.5 Radiation exposure circuit. The radiation exposure circuit shall be as specified on figure 4.
3.3 Electrical performance characteristics and postirradiation parameter limits. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full ambient operating temperature range.
3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table I.
3.5 Marking. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q, T and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.
3.5.1 Certification/compliance mark. The certification mark for device classes $\mathrm{Q}, \mathrm{T}$ and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.
3.6 Certificate of compliance. For device classes $Q, T$ and $V$, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes $Q, T$ and $V$, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.
3.7 Certificate of conformance. A certificate of conformance as required for device classes Q, T and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.
3.8 Notification of change for device class M. For device class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change that affects this drawing.
3.9 Verification and review for device class M. For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
3.10 Microcircuit group assignment for device class M. Device class $M$ devices covered by this drawing shall be in microcircuit group number 82 (see MIL-PRF-38535, appendix A).

## STANDARD MICROCIRCUIT DRAWING <br> DEFENSE SUPPLY CENTER COLUMBUS <br> COLUMBUS, OHIO 43218-3990

| SIZE <br> A |  | 5 |
| :---: | :---: | :---: |
|  | REVISION LEVEL | SHEET |
|  | F | 5 |

DSCC FORM 2234
APR 97

TABLE I. Electrical performance characteristics.

| Test | Symbol | Conditions 1/ $-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ <br> unless otherwise specified | Group A subgroups | Device type | Limits |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min | Max |  |
| Input leakage current, $\underline{2}$ / address or enable pins | $\mathrm{I}_{\text {AH }}$ | Measure inputs sequentially, ground all used pins.$\mathrm{M}, \mathrm{D}, \mathrm{P}, \mathrm{~L}, \mathrm{R},$ | 1,2,3 | 01,02 | -1.0 | 1.0 | $\mu \mathrm{A}$ |
|  |  |  | 1 3/ |  | -1.0 | 1.0 |  |
|  | $\mathrm{I}_{\text {AL }}$ |  | 1,2,3 |  | -1.0 | 1.0 | $\mu \mathrm{A}$ |
|  |  | M, D, P, L, R, F | 1 3/ |  | -1.0 | 1.0 |  |
| Leakage current into the source terminal of an off switch | IS(OFF) | $\mathrm{V}_{\mathrm{S}}=-10 \mathrm{~V}$, all unused inputs and output equal +10 V , see figure 5 | 1 | 01,02 | -10 | +10 | nA |
|  |  |  | 2,3 |  | -100 | +100 |  |
|  |  | M, D, P, L, R, F 4/ | 1 3/ |  | -100 | +100 |  |
|  |  | $\mathrm{V}_{\mathrm{S}}=+10 \mathrm{~V}$, all unused inputs and output equal -10 V , see figure 5 | 1 |  | -10 | +10 | nA |
|  |  |  | 2,3 |  | -100 | +100 |  |
|  |  | M, D, P, L, R, F 4/ | 1 3/ |  | -100 | +100 |  |
| Leakage current into the source terminal of an off switch with power off | IS(OFF) power off | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=+25 \mathrm{~V}, \mathrm{~V}_{\mathrm{A}}=0 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{EN}}=0 \mathrm{~V}, \mathrm{~V}-=0 \mathrm{~V}, \\ & \mathrm{~V}_{+}=0 \mathrm{~V}, \mathrm{~V} \text { REF }=0 \mathrm{~V}, \end{aligned}$all unused inputs tied to$\text { GND, see figure } 5$ | 1 | 01,02 | -50 | +50 | nA |
|  |  |  | 2,3 |  | -100 | +100 |  |
|  |  | M, D, P, L, R, F | 1 3/ |  | -100 | +100 |  |
| Leakage current into the source terminal of an off switch with overvoltage applied | IS(OFF) over- <br> voltage | $V_{D}=0 \mathrm{~V}$, all unused inputs tied to GND, see figure 5 | 1,2,3 | 01,02 | -1 | +1 | $\mu \mathrm{A}$ |
|  |  | 5/ M, D, P, L, R, F 4/ | 1 3/ |  | -1.5 | +1.5 |  |
|  |  | $\mathrm{V}_{\mathrm{D}}=0 \mathrm{~V}$, all unused inputs tied to GND, see figure 5 | 1,2,3 |  | -1 | +1 | $\mu \mathrm{A}$ |
|  |  | 6/ M, D, P, L, R, F 4/ | 1 3/ |  | -1.5 | +1.5 |  |

See footnotes at end table.

| SIZE <br> $\mathbf{A}$ |  | 5962-95630 |
| :---: | :---: | :---: |
|  | REVISION LEVEL <br> F | SHEET |
|  | 6 |  |

TABLE I. Electrical performance characteristics - Continued.

| Test | Symbol | Conditions 1/ <br> $-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ unless otherwise specified |  | Group A subgroups | Device type | Limits |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min |  | Max |  |
| Leakage current into the drain terminal of an off switch with overvoltage applied | ID(OFF) overvoltage | $\mathrm{V}_{\mathrm{D}}=0 \mathrm{~V}$, all unused inputs tied to GND, see figure 5 |  |  | 1,2,3 | 01,02 | -1 | +1 | $\mu \mathrm{A}$ |
|  |  |  | M, D, P, L, R, F 4/ | 1 3/ | -1 |  | +1 |  |
|  |  | $\mathrm{V}_{\mathrm{D}}=0 \mathrm{~V}$, all unused inputs tied to GND, see figure 5 |  | 1,2,3 | -1 |  | +1 | $\mu \mathrm{A}$ |
|  |  |  | M, D, P, L, R, F $4 /$ | 1 3/ | -1 |  | +1 |  |
| Leakage current into the drain terminal of an off switch | ID(OFF) | $V_{D}=-10 \mathrm{~V}$, all unused inputs $=+10 \mathrm{~V}$, see figure 5 |  | 1 | 01,02 | -10 | +10 | nA |
|  |  |  |  | 2,3 |  | -100 | +100 |  |
|  |  |  | M, D, P, L, R, F 4 / | 1 3/ |  | -100 | +100 |  |
| Leakage current into the drain terminal of an off switch | l ( OFF ) | $\mathrm{V}_{\mathrm{D}}=+10 \mathrm{~V}$, all unused inputs $=-10 \mathrm{~V}$, see figure 5 |  | 1 | 01,02 | -10 | +10 | nA |
|  |  |  |  | 2,3 |  | -100 | +100 |  |
|  |  |  | M, D, P, L, R, F 4/ | 1 3/ |  | -100 | +100 |  |
| Leakage current from an on driver into the switch (drain and source) | $\mathrm{ID}(\mathrm{ON})$ | $\begin{aligned} & V_{S}=+10 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=+10 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{EN}}=0.8 \mathrm{~V} \text {, all unused } \\ & \text { input }=-10 \mathrm{~V} \text {, see figure } 5 \end{aligned}$ |  | 1 | 01,02 | -10 | +10 | nA |
|  |  |  |  | 2,3 |  | -100 | +100 |  |
|  |  |  | M, D, P, L, R, F 7 / | 1 3/ |  | -100 | +100 |  |
|  |  | $\begin{aligned} & V_{S}=-10 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=-10 \mathrm{~V} \text {, } \\ & \mathrm{V}_{\mathrm{EN}}=0.8 \mathrm{~V} \text {, all unused } \\ & \text { input }=+10 \mathrm{~V} \text {, see figure } 5 \end{aligned}$ |  | 1 |  | -10 | +10 | nA |
|  |  |  |  | 2,3 |  | -100 | +100 |  |
|  |  |  | M, D, P, L, R, F ${ }_{\text {7/ }}$ | 1 3/ |  | -100 | +100 |  |

[^0]| $\begin{gathered} \mathrm{SIZE} \\ \mathbf{A} \end{gathered}$ |  | 5962-95630 |
| :---: | :---: | :---: |
|  | $\underset{\text { REVISION LEVEL }}{\text { R }}$ | SHEET 7 |

TABLE I. Electrical performance characteristics - Continued.

| Test | Symbol | Conditions 1/ <br> $-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ <br> unless otherwise specified | Group A subgroups | Device type | Limits |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min | Max |  |
| Positive supply current | I+ | $\mathrm{V}_{\mathrm{A}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN}}=0.8 \mathrm{~V}$ | 1,2,3 | 01,02 | 0.05 | 0.5 | mA |
|  |  | M, D, P, L, R, F $\underline{7} /$ | 1 3/ |  | 0.05 | 0.5 |  |
| Negative power supply | I- | $\mathrm{V}_{\mathrm{A}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN}}=0.8 \mathrm{~V}$ | 1,2,3 |  | 0.05 | 0.5 | mA |
|  |  | M, D, P, L, R, F 7/ | 1 3/ |  | 0.05 | 0.5 |  |
| Positive standby supply current | +ISBY | $\mathrm{V}_{\mathrm{A}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN}}=4.0 \mathrm{~V}$ | 1,2,3 | 01,02 | 0.05 | 0.5 | mA |
|  |  | $\mathrm{M}, \mathrm{D}, \mathrm{P}, \mathrm{~L}, \mathrm{R}, \mathrm{~F} \underline{4} /$ | 1 3/ |  | 0.05 | 0.5 |  |
| Negative standby power supply | -ISBY | $\mathrm{V}_{\mathrm{A}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN}}=4.0 \mathrm{~V}$ | 1,2,3 |  | 0.05 | 0.5 | mA |
|  |  | M, D, P, L, R, F 4/ | 1 3/ |  | 0.05 | 0.5 |  |
| Switch on resistance | R ${ }_{\text {DS }(0 N)}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=+15 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=-1 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{EN}}=0.8 \mathrm{~V} \text {, see figure } 5 \end{aligned}$ | 1,2,3 | 01 | --- | 1.0 | $\mathrm{k} \Omega$ |
|  |  |  |  | 02 | 0.5 | 3.0 |  |
|  |  | M, D, P, L, R, F ${ }^{\text {I/ }}$ | 1 3/ | 01 | --- | 1.0 |  |
|  |  |  |  | 02 | 0.5 | 3.0 |  |
|  |  | $\begin{aligned} & V_{S}=-5 \mathrm{~V}, I_{D}=+1 \mathrm{~mA}, \\ & V_{E N}=0.8 \mathrm{~V} \text {, see figure } 5 \end{aligned}$ | 1,2,3 | 01 | --- | 4.0 |  |
|  |  |  |  | 02 | 0.5 | 3.0 |  |
|  |  | M, D, P, L, R, F ${ }^{\text {7/ }}$ | 1 3/ | 01 | --- | 4.0 |  |
|  |  |  |  | 02 | 0.5 | 3.0 |  |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=+5 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=-1 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{EN}}=0.8 \mathrm{~V} \text {, see figure } 5 \end{aligned}$ | 1,2,3 | 01 | --- | 2.5 |  |
|  |  |  |  | 02 | 0.5 | 3.0 |  |
|  |  | M, D, P, L, R, F 7/ | 1 3/ | 01 | --- | 2.5 |  |
|  |  |  |  | 02 | 0.5 | 3.0 |  |

See footnotes at end of table.

| SIZE <br> $\mathbf{A}$ |  | 5962-95630REVISION LEVEL <br> F |
| :---: | :---: | :---: |

TABLE I. Electrical performance characteristics - Continued.

| Test | Symbol | Conditions $1 /$ $-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ unless otherwise specified | Group A subgroups | Device type | Limits |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min | Max |  |
| Capacitance: digital input | $\mathrm{C}_{\mathrm{A}}$ | $\begin{aligned} & \mathrm{V}+=\mathrm{V}-=0 \mathrm{~V}, \\ & \mathrm{f}=1 \mathrm{MHz}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \\ & \text { see 4.4.1c } \end{aligned}$ | 4 | 01,02 |  | 7 | pF |
| Capacitance: channel input | CS(OFF) | $\begin{aligned} & V_{+}=\mathrm{V}-=0 \mathrm{~V} \\ & \mathrm{f}=1 \mathrm{MHz}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \\ & \text { see 4.4.1c } \end{aligned}$ | 4 | 01,02 |  | 5 | pF |
| Capacitance: channel output | $\mathrm{C}_{\text {( }(\mathrm{OFF})}$ | $\begin{aligned} & \mathrm{V}+=\mathrm{V}-=0 \mathrm{~V}, \\ & \mathrm{f}=1 \mathrm{MHz}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \\ & \text { see 4.4.1c } \end{aligned}$ | 4 | 01,02 |  | 50 | pF |
| Off isolation input or output | VISO | $\begin{aligned} & \mathrm{V}_{\mathrm{EN}}=4.0 \mathrm{~V}, \mathrm{f}=200 \mathrm{kHz}, \\ & \mathrm{C}_{\mathrm{L}}=7 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \\ & \mathrm{~V}_{\mathrm{S}}=3 \mathrm{~V}_{\mathrm{RMS}}, \\ & \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \text {, see } 4.4 .1 \mathrm{c} \end{aligned}$ | 4 | 01,02 | -45 |  | dB |
| Functional test |  | See 4.4.1d | 7,8A,8B | 01,02 |  |  |  |
| Break-before-make time delay | tD | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ see figure 6 | 9 | 01,02 | 25 |  | ns |
|  |  |  | 10,11 |  | 5 |  |  |
|  |  | $\begin{aligned} & \mathrm{M}, \mathrm{D}, \mathrm{P}, \mathrm{~L}, \mathrm{R}, \mathrm{~F} \\ & \underline{4} \underline{\mathrm{~T}} / \underline{8} / \end{aligned}$ | 9 3/ |  | 5 |  |  |
| Propagation delay time address inputs to I/O channels | ton(A), <br> tOFF(A) | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{M} \Omega \text {, }$ see figure 6 | 9 | 01 |  | 0.6 | $\mu \mathrm{s}$ |
|  |  |  |  | 02 |  | 1.25 |  |
|  |  |  | 10,11 | 01 |  | 1.0 |  |
|  |  |  |  | 02 |  | 1.5 |  |
|  |  | $\begin{aligned} & \text { M, D, P, L, R, F } \\ & \underline{4} / \underline{1} / \underline{\beta} / \end{aligned}$ | 9 3/ | 01 |  | 3.0 |  |
|  |  |  |  | 02 |  | 1.5 |  |

See footnotes at end of table.

| SIZE <br> $\mathbf{A}$ |  |  |
| :---: | :---: | :---: |
|  | REVISION LEVEL <br> F | SHEET |
|  |  | 9 |

TABLE I. Electrical performance characteristics - Continued.

| Test | Symbol | Conditions $1 /$ $-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+1 \overline{2} 5^{\circ} \mathrm{C}$ unless otherwise specified | Group A subgroups | Device type | Limits |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min | Max |  |
| Propagation delay time enable to I/O channels | ton(EN), <br> toff(EN) | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ see figure 6 | 9 | 01 |  | 0.6 | $\mu \mathrm{S}$ |
|  |  |  |  | 02 |  | 1.25 |  |
|  |  |  | 10,11 | 01 |  | 1.0 |  |
|  |  |  |  | 02 |  | 1.5 |  |
|  |  | $\begin{aligned} & M, \mathrm{D}, \mathrm{P}, \mathrm{~L}, \mathrm{R}, \mathrm{~F} \\ & \underline{4} \underline{\mathrm{~T} /} \underline{8} / \end{aligned}$ | 9 3/ | 01 |  | 3.0 |  |
|  |  |  |  | 02 |  | 1.5 |  |

1/ $\mathrm{V}_{\mathrm{AH}}$ (logic level high) $=4.0 \mathrm{~V} \mathrm{dc}, \mathrm{~V}_{\mathrm{AL}}$ (logic level low) $=0.8 \mathrm{~V} \mathrm{dc}, \mathrm{V}+=+15 \mathrm{~V} \mathrm{dc}, \mathrm{V}-=-15 \mathrm{~V} \mathrm{dc}, \mathrm{V}_{\mathrm{EN}}=4.0 \mathrm{~V}$ unless otherwise specified, and $\mathrm{V}_{\mathrm{REF}}=5.0 \mathrm{~V}$ dc.

2/ Input current of one node.
3/ Devices supplied to this drawing will meet all levels $M, D, P, L, R$, for device type 01 (device classes $M, Q$, and $V$ ) and levels M, D, P, L, R, F for device type 02 (device classes M, Q, or V) and levels M, D, P, L, R, for device type 02 (device class $T$ ). However, device type 01 (device classes $M, Q$, and $V$ ) is only tested at the " $R$ " level and device type 02 (device classes $\mathrm{M}, \mathrm{Q}$, and V ) is only tested at the " F " level, and device type 02 (class T ) is only tested at the "R" level. (see paragraph 1.5 herein). Pre and Post irradiation values are identical unless otherwise specified in Table I. When performing post irradiation electrical measurements for any RHA level, $T_{A}=+25^{\circ} \mathrm{C}$.

4/ $\mathrm{V}_{\mathrm{EN}}=4.5 \mathrm{~V}$
$\underline{5 /}$ For device type $01, \mathrm{~V}_{\mathrm{S}}=+25 \mathrm{~V}$. For device type $02, \mathrm{~V}_{\mathrm{S}}=+35 \mathrm{~V}$.

6/ For device type $01, \mathrm{~V}_{\mathrm{S}}=-25 \mathrm{~V}$. For device type $02, \mathrm{~V}_{\mathrm{S}}=-35 \mathrm{~V}$.

7/ $\mathrm{V}_{\mathrm{EN}}=0.5 \mathrm{~V}$

8/ $\mathrm{V}_{\mathrm{AH}}=4.5 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{AL}}=0.5 \mathrm{~V}$

| SIZE <br> A |  | 5962-95630 |
| :---: | :---: | :---: |
|  | REVISION LEVEL | SHEET |
|  | F | 10 |


| Device types | 01 and 02 |
| :---: | :---: |
| Case outlines | $X$ and $Y$ |
| Terminal number | Terminal symbol |
| 1 | V+ |
| 2 | NC |
| 3 | NC |
| 4 | IN 16 |
| 5 | IN 15 |
| 6 | IN 14 |
| 7 | IN 13 |
| 8 | IN 12 |
| 9 | IN 11 |
| 10 | IN 10 |
| 11 | IN 9 |
| 12 | GND |
| 13 | $V_{\text {REF }}$ |
| 14 | A3 |
| 15 | A2 |
| 16 | A1 |
| 17 | A0 |
| 18 | EN |
| 19 | IN 1 |
| 20 | IN 2 |
| 21 | IN 3 |
| 22 | IN 4 |
| 23 | IN 5 |
| 24 | IN 6 |
| 25 | IN 7 |
| 26 | IN 8 |
| 27 | V- |
| 28 | OUT |

NC = No connection

FIGURE 1. Terminal connections.
$\begin{array}{c|c|l|c|}\hline \text { STANDARD } \\ \text { MICROCIRCUIT DRAWING } \\ \text { DEFENSE SUPPLY CENTER COLUMBUS } \\ \text { COLUMBUS, OHIO 43218-3990 }\end{array} \quad \begin{array}{l}\text { AIZE } \\$\cline { 3 - 5 }\end{array}$)$

|  |  | Truth table |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A3 | A $_{2}$ | A $_{1}$ | A $_{0}$ | EN | On channel |  |  |
| X | X | X | X | H | None |  |  |
| L | L | L | L | L | 1 |  |  |
| L | L | L | H | L | 2 |  |  |
| L | L | H | L | L | 3 |  |  |
| L | L | H | H | L | 4 |  |  |
| L | H | L | L | L | 5 |  |  |
| L | H | L | H | L | 6 |  |  |
| L | H | H | L | L | 7 |  |  |
| L | H | H | H | L | 8 |  |  |
| H | L | L | L | L | 9 |  |  |
| H | L | L | H | L | 10 |  |  |
| H | L | H | L | L | 11 |  |  |
| H | L | H | H | L | 12 |  |  |
| H | H | L | L | L | 13 |  |  |
| H | H | L | H | L | 14 |  |  |
| H | H | H | L | L | 15 |  |  |

FIGURE 2. Truth table.

| STANDARD | SIZE |  |  |
| :---: | :---: | :---: | :---: |
| MICROCIRCUIT DRAWING | A |  | $5962-95630$ |
| DEFENSE SUPPLY CENTER COLUMBUS |  | REVISION LEVEL | SHEET |
| COLUMBUS, OHIO 43218-3990 |  | F | 12 |



FIGURE 3. Logic diagram.

| STANDARD | SIZE |  |  |
| :---: | :---: | :---: | :---: |
| MICROCIRCUIT DRAWING | A |  | $5962-95630$ |
| DEFENSE SUPPLY CENTER COLUMBUS |  | REVISION LEVEL | SHEET |
| COLUMBUS, OHIO 43218-3990 |  | $\mathbf{F}$ | 13 |



FIGURE 4. Radiation exposure circuit.

| STANDARD | SIZE |  |  |
| :---: | :---: | :---: | :---: |
| MICROCIRCUIT DRAWING | A |  | $5962-95630$ |
|  |  |  | REVISION LEVEL |
| DEFENSE SUPPLY CENTER COLUMBUS |  |  |  |
| COLUMBUS, OHIO 43218-3990 |  | FHEET | 14 |

ON RESISTANCE VS. INPUT SIGNAL LEVEL


ID (OFF) LEAKAGE CURRENT


ID (ON) LEAKAGE CURRENT


Is (OFF) LEAKAGE CURRENT


IS (OFF) WITH POWER OFF


ANALOG INPUT OVERVOLTAGE


FIGURE 5. Test circuits for dc levels.

| STANDARD | SIZE |  |  |
| :---: | :---: | :---: | :---: |
| MICROCIRCUIT DRAWING | A |  | $5962-95630$ |
| DEFENSE SUPPLY CENTER COLUMBUS |  | REVISION LEVEL | SHEET |
| COLUMBUS, OHIO 43218-3990 |  | $\mathbf{F}$ | $\mathbf{1 5}$ |



BREAK BEFORE MAKE DELAY


ENABLE DELAY $t_{\text {ON (EN) }} t_{\text {OFF (EN) }}$


FIGURE 6. Test circuits and waveforms for ac levels.
$\begin{array}{c|c|l|c|}\hline \text { STANDARD } \\ \text { MICROCIRCUIT DRAWING } \\ \text { DEFENSE SUPPLY CENTER COLUMBUS } \\ \text { COLUMBUS, OHIO 43218-3990 }\end{array} \quad \begin{array}{c}\text { SIZE } \\$\cline { 2 - 4 }\end{array}$)$

## 4. VERIFICATION

4.1 Sampling and inspection. For device classes $Q$ and $V$, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's (QM) plan, including screening (4.2), qualification (4.3), and conformance inspection (4.4). The modification in the QM plan shall not affect the form, fit, or function as described herein.

For device class T, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's (QM) plan, including screening, qualification, and conformance inspection. The performance envelope and reliability information shall be as specified in the manufacturer's QM plan.

For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.
4.2 Screening. For device classes $Q$ and $V$, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class $M$, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. For device class T, screening shall be in accordance with the device manufacturer's Quality Management (QM) plan, and shall be conducted on all devices prior to qualification and technology conformance inspection.

### 4.2.1 Additional criteria for device class M.

a. Burn-in test, method 1015 of MIL-STD-883.
(1) Test condition $\mathrm{A}, \mathrm{B}, \mathrm{C}$, or D . The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015.
(2) $\mathrm{T}_{\mathrm{A}}=+125^{\circ} \mathrm{C}$, minimum.
b. Interim and final electrical test parameters shall be as specified in table IIA herein.

### 4.2.2 Additional criteria for device classes Q, T and V.

a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
b. For devices classes $Q, T$, and $V$ interim and final electrical test parameters shall be as specified in table IIA herein.
c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B or as modified in the device manufacturer's Quality Management (QM) plan.
4.3 Qualification inspection for device classes $\mathrm{Q}, \mathrm{T}$ and V . Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Qualification inspection for device class T shall be in accordance with the device manufacturer's Quality Management (QM) plan. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
4.4 Conformance inspection. Technology conformance inspection for classes $Q$ and $V$ shall be in accordance with MIL-PRF-38535 as specified in the QM plan including groups A, B, C, D, and E inspections and as specified herein. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups $A, B, C, D$, and $E$ inspections (see 4.4.1 through 4.4.4). Technology conformance inspection for class $T$ shall be in accordance with the device manufacturer's Quality Management (QM) plan.

| SIZE <br> $\mathbf{A}$ |  | 5962-95630 |
| :---: | :---: | :---: |
|  | REVISION LEVEL <br> F | SHEET <br> 17 |

DSCC FORM 2234
APR 97

TABLE IIA. Electrical test requirements.

| Test requirements | Subgroups (in accordance with MIL-STD-883, method 5005, table I) | Subgroups (in accordance with MIL-PRF-38535, table III) |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Device class M | Device class Q | Device class V | Device class T |
| Interim electrical parameters (see 4.2) | 1,7,9 | 1,7,9 | 1,7,9 | As specified in QM plan |
| Final electrical parameters (see 4.2) | $\begin{aligned} & 1,2,3,7,8 \mathrm{~A}, 1 / \\ & 8 \mathrm{~B}, 9,10,11 \end{aligned}$ | $\begin{aligned} & 1,2,3,7,8 \mathrm{~A}, 1 / \\ & 8 \mathrm{~B}, 9,10,11 \end{aligned}$ | $\begin{aligned} & 1,2,3, \underline{1 / 2} / 2 / \\ & 7,8 \mathrm{~A}, 8 \mathrm{~B}, 9 \\ & 10,11 \end{aligned}$ |  |
| Group A test requirements (see 4.4) | $\begin{aligned} & 1,2,3,4,7,8 \mathrm{~A}, 8 \mathrm{~B}, 9 \\ & 10,11 \end{aligned}$ | $\begin{aligned} & \hline 1,2,3,4,7,8 \mathrm{~A} \\ & 8 \mathrm{~B}, 9,10,11 \end{aligned}$ | $\begin{aligned} & \hline 1,2,3,4,7, \underline{2} / \\ & 8 \mathrm{~A}, 8 \mathrm{~B}, 9,10 \\ & 11 \end{aligned}$ |  |
| Group C end-point electrical parameters (see 4.4) | $\begin{aligned} & 1,2,3,7,8 \mathrm{~A}, 8 \mathrm{~B}, \\ & 9,10,11 \end{aligned}$ | $\begin{aligned} & 1,2,3,7,8 \mathrm{~A}, 8 \mathrm{~B}, \\ & 9,10,11 \end{aligned}$ | $\begin{aligned} & 1,2,3,7,8 \mathrm{~A}, \\ & 8 \mathrm{~B}, 9,10,11 \end{aligned}$ |  |
| Group D end-point electrical parameters (see 4.4) | 1,7,9 | 1,7,9 | 1,7,9 |  |
| Group E end-point electrical parameters (see 4.4) | 1,7,9 | 1,7,9 | 1,7,9 |  |

1/ PDA applies to subgroup 1. For class V, 1, 7, and $\Delta$.
2/ Delta limits (see table IIB) shall be required and the delta values shall be computed with reference to the zero hour electrical parameters (see table I).

### 4.4.1 Group A inspection.

a. Tests shall be as specified in table IIA herein.
b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD- 883 shall be omitted.
c. Subgroup $4\left(C_{A}, C_{S}, C_{D}\right.$, and $V_{\text {ISO }}$ measurments) should be measured for initial qualification and after any process or design changes which may affect input or output capacitance.
d. For device class $M$, subgroups 7 and 8 tests shall be sufficient to verify the truth table. For device classes $Q$ and $V$, subgroups 7 and 8 shall include verifying the functionality of the device.
4.4.2 Group $C$ inspection. The group $C$ inspection end-point electrical parameters shall be as specified in table IIA herein.
4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:
a. Test condition $\mathrm{A}, \mathrm{B}, \mathrm{C}$, or D . The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
b. $\quad \mathrm{T}_{\mathrm{A}}=+125^{\circ} \mathrm{C}$, minimum.
c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

| SIZE <br> A |  | 5962-95630REVISION LEVEL <br> F |
| :---: | :---: | :---: |

TABLE IIB. Burn-in delta parameters $\left(+25^{\circ} \mathrm{C}\right)$ and group C delta parameters.

| Parameters | Symbol | Conditions | Delta limits |
| :---: | :---: | :---: | :---: |
| Input leakage current, address, or enable pins | $\mathrm{I}_{\text {AH }}$ | Measure inputs sequentially, ground all unbiased pins | $\pm 100 \mathrm{nA}$ |
| Leakage current into the source terminal of an "Off" switch | +IS(OFF) | $\mathrm{V}_{\mathrm{S}}=+10 \mathrm{~V}$, all unused and output $=-10 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN}}=4.0 \mathrm{~V}$ | $\pm 20 \mathrm{nA}$ |
|  | -IS(OFF) | $\mathrm{V}_{\mathrm{S}}=-10 \mathrm{~V}$, all unused inputs and outputs $=+10 \mathrm{~V}$, $\mathrm{V}_{\mathrm{EN}}=4.0 \mathrm{~V}$ | $\pm 20 \mathrm{nA}$ |
| Leakage current into the drain terminal of an "Off" switch | ${ }^{\text {l }}$ (OFF) | $\mathrm{V}_{\mathrm{D}}=+10 \mathrm{~V}$, all unused inputs $=-10 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN}}=4.0 \mathrm{~V}$ | $\pm 20 \mathrm{nA}$ |
|  | -l ( OFF ) | $\begin{aligned} & \mathrm{V}_{\mathrm{D}}=-10 \mathrm{~V} \text {, all unused } \\ & \text { inputs }=+10 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN}}=4.0 \mathrm{~V} \end{aligned}$ | $\pm 20 \mathrm{nA}$ |
| Leakage current from an "On" driver into the switch (drain and source) | $+\mathrm{l}_{\mathrm{D}}(\mathrm{ON})$ | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=+10 \mathrm{~V} \text {, all unused } \\ & \text { inputs }=-10 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN}}=0.8 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{D}}=+10 \mathrm{~V} \end{aligned}$ | $\pm 20 \mathrm{nA}$ |
|  | ${ }^{-l} \mathrm{D}_{(\mathrm{ON})}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=-10 \mathrm{~V} \text {, all unused } \\ & \text { inputs }=+10 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=-10 \mathrm{~V} \text {, } \\ & \mathrm{V}_{\mathrm{EN}}=0.8 \mathrm{~V} \end{aligned}$ | $\pm 20 \mathrm{nA}$ |
| Switch on resistance | $\mathrm{R}_{(\mathrm{ON})}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=+15 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=-1 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{EN}}=0.8 \mathrm{~V} \end{aligned}$ | $\pm 150 \Omega$ |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=-5 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=+1 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{EN}}=0.8 \mathrm{~V} \end{aligned}$ | $\pm 250 \Omega$ |
| Positive supply current | I+ | $\mathrm{V}_{\mathrm{EN}}=0.8 \mathrm{~V}$ | $\pm 50 \mu \mathrm{~A}$ |
| Negative supply current | I- | $\mathrm{V}_{\mathrm{EN}}=0.8 \mathrm{~V}$ | $\pm 50 \mu \mathrm{~A}$ |
| Positive standby supply current | +ISBY | $\mathrm{V}_{\mathrm{EN}}=4.0 \mathrm{~V}$ | $\pm 50 \mu \mathrm{~A}$ |
| Negative standby supply current | ${ }^{-I} \mathrm{SBY}$ | $\mathrm{V}_{\mathrm{EN}}=4.0 \mathrm{~V}$ | $\pm 50 \mu \mathrm{~A}$ |


| STANDARD | SIZE |  |  |
| :---: | :---: | :---: | :---: |
| MICROCIRCUIT DRAWING |  |  |  |
| DEFENSE SUPPLY CENTER COLUMBUS |  |  |  |
| COLUMBUS, OHIO 43218-3990 |  |  |  |

## STANDARD

ENSE SUPPLY CENTER COLUMBUS
4.4.2.2 Additional criteria for device classes Q, T and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
4.4.3 Group $D$ inspection. The group $D$ inspection end-point electrical parameters shall be as specified in table IIA herein.
4.4.4 Group E inspection. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein). RHA levels for device classes M, Q and V shall be as specified in MIL-PRF-38535. End-point electrical parameters shall be as specified in table IIA herein. For device class T, the RHA requirements shall be in accordance with the Class T Radiation Requirements of MIL-PRF-38535. The end-point electrical parameters for class $T$ devices shall be as specified in Table I, Group A subgroups, or as modified in the QM plan.
4.4.4.1 Total dose irradiation testing. Total dose irradiation testing shall be performed in accordance with MIL-STD-883 method 1019 condition A and as specified herein. For device class T , the total dose requirements shall be in accordance with the class T radiation requirements of MIL-PRF-38535 ( see 1.5 herein).
4.4.4.1.1 Accelerated aging test. Accelerated aging tests shall be performed on all devices requiring a RHA level greater than 5 k rads $(\mathrm{Si})$. The post-anneal end-point electrical parameter limits shall be as specified in table I herein and shall be the pre-irradiation end-point electrical parameter limit at $25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}$. Testing shall be performed at initial qualification and after any design or process changes which may affect the RHA response of the device.
4.4.4.2 Dose rate induced latchup testing. When specified in the purchase order or contract dose rate induced latchup testing shall be performed in accordance with test method 1020 of MIL-STD-883 and as specified herein (see 1.5 herein). Tests shall be performed on devices, SEC, or approved test structures at technology qualification and after any design or process changes which may effect the RHA capability of the process.
4.4.4.3 Dose rate upset testing. When specified in the purchase order or contract dose rate upset testing shall be performed in accordance with test method 1021 of MIL-STD-883 and herein (see 1.5 herein).
a. Transient dose rate upset testing shall be performed at initial qualification and after any design or process changes which may affect the RHA performance of the devices. Test 10 devices with 0 defects unless otherwise specified.
b. Transient dose rate upset testing for class Q, T, and V devices shall be performed as specified by a TRB approved radiation hardness assurance plan and MIL-PRF-38535.
4.4.4.4 Single event phenomena (SEP). When specified in the purchase order or contract SEP testing shall be required on class T and V devices (see 1.5 herein). SEP testing shall be performed on a technology process on the Standard Evaluation Circuit (SEC) or alternate SEP test vehicle as approved by the qualifying activity at initial qualification and after any design or process changes which may affect the upset or latchup characteristics. The recommended test conditions for SEP are as follows:
a. The ion beam angle of incidence shall be between normal to the die surface and $60^{\circ}$ to the normal, inclusive (i.e. $0^{\circ} \leq$ angle $\leq 60^{\circ}$ ). No shadowing of the ion beam due to fixturing or package related effects is allowed.
b. The fluence shall be $\geq 100$ errors or $\geq 10^{6}$ ions $/ \mathrm{cm}^{2}$.
c. The flux shall be between $10^{2}$ and $10^{5} \mathrm{ions} / \mathrm{cm}^{2} / \mathrm{s}$. The cross-section shall be verified to be flux independent by measuring the cross-section at two flux rates which differ by at least an order of magnitude.
d. The particle range shall be $\geq 20$ micron in silicon.
e. The test temperature shall be $+25^{\circ} \mathrm{C}$ and the maximum rated operating temperature $\pm 10^{\circ} \mathrm{C}$.
f. Bias conditions shall be defined by the manufacturer for the latchup measurements.
g. Test four devices with zero failures.

## STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS <br> COLUMBUS, OHIO 43218-3990

| SIZE <br> $\mathbf{A}$ |  |  |
| :---: | :---: | :---: |
|  | REVISION LEVEL | 5HEET |
|  | $\mathbf{F}$ | 20 |

DSCC FORM 2234
APR 97

## 5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q, T and V or MIL-PRF-38535, appendix A for device class M.

## 6. NOTES

6.1 Intended use. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
6.1.1 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor prepared specification or drawing.

### 6.1.2 Substitutability. Device class $Q$ devices will replace device class $M$ devices.

6.2 Configuration control of SMD's. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.
6.3 Record of users. Military and industrial users should inform Defense Supply Center Columbus (DSCC) when a system application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.
6.4 Comments. Comments on this drawing should be directed to DSCC-VA , Columbus, Ohio 43218-3990, or telephone (614) 692-0547.
6.5 Abbreviations, symbols, and definitions. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.

### 6.6 Sources of supply.

6.6.1 Sources of supply for device classes $\mathrm{Q}, \mathrm{T}$ and V . Sources of supply for device classes $\mathrm{Q}, \mathrm{T}$ and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing.
6.6.2 Approved sources of supply for device class M. Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

## STANDARD MICROCIRCUIT DRAWING <br> DEFENSE SUPPLY CENTER COLUMBUS <br> COLUMBUS, OHIO 43218-3990

| SIZE <br> $\mathbf{A}$ |  |  |
| :---: | :--- | :---: |
|  | REVISION LEVEL | F |
|  | SHEET |  |
|  |  |  |

## APPENDIX A

APPENDIX A FORMS A PART OF SMD 5962-95630

## A. 1 SCOPE

A.1.1 Scope. This appendix establishes minimum requirements for microcircuit die to be supplied under the Qualified Manufacturers List (QML) Program. QML microcircuit die meeting the requirements of MIL-PRF-38535 and the manufacturers approved QML plan for use in monolithic microcircuits, multi-chip modules (MCMs), hybrids, electronic modules, or devices using chip and wire designs in accordance with MIL-PRF-38534 are specified herein. Two product assurance classes consisting of military high reliability (device class $Q$ ) and space application (device Class V ) are reflected in the Part or Identification Number (PIN). When available a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.
A.1.2 PIN. The PIN is as shown in the following example:

A.1.2.1 RHA designator. Device classes Q and V RHA identified die shall meet the MIL-PRF-38535 specified RHA levels. A dash (-) indicates a non-RHA die.
A.1.2.2 Device type(s). The device type(s) shall identify the circuit function as follows:

| Device type | Generic number |
| :---: | :---: |
| 02 | HS-1840ARH | | Circuit function |
| :--- |
| Radiation hardened DI single 16-channel |
| analog MUX / DEMUX with high impedance |
| analog input overvoltage protection |

A.1.2.3 Device class designator.

| Device class | Device requirements documentation |
| :--- | :--- |
| Q or V | Certification and qualification to the die requirements of MIL-PRF-38535 |


| STANDARD | SIZE |  |  |
| :---: | :---: | :---: | :---: |
| MICROCIRCUIT DRAWING | A |  | $5962-95630$ |
| DEFENSE SUPPLY CENTER COLUMBUS |  | REVISION LEVEL | SHEET |
| COLUMBUS, OHIO 43218-3990 |  | $\mathbf{F}$ | $\mathbf{2 2}$ |

COLUMBUS, OHIO 43218-3990
Certification and qualification to the die requirements of MIL-PRF-38535

## APPENDIX A <br> APPENDIX A FORMS A PART OF SMD 5962-95630

A.1.2.4. Die Details. The die details designation shall be a unique letter which designates the die's physical dimensions, bonding pad location(s) and related electrical function(s), interface materials, and other assembly related information, for each product and variant supplied to this appendix.
A.1.2.4.1 Die physical dimensions.

Die type
02

Figure number
A-1
A.1.2.4.2. Die bonding pad locations and electrical functions.

Die type
02
A.1.2.4.3. Interface materials.

Die type
02
A.1.2.4.4. Assembly related information.

Die type
02

Figure number
A-1

Figure number
A-1

Figure number
A-1
A.1.3. Absolute maximum ratings. See paragraph 1.3 within the body of this drawing for details.
A.1.4 Recommended operating conditions. See paragraph 1.4 within the body of this drawing for details.

## A.2. APPLICABLE DOCUMENTS.

A.2.1 Government specifications, standards, and handbooks. Unless otherwise specified, the following specification, standard, and handbook of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

DEPARTMENT OF DEFENSE SPECIFICATION
MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.
DEPARTMENT OF DEFENSE STANDARDS
MIL-STD-883 - Test Method Standard Microcircuits.

| STANDARD MICROCIRCUIT DRAWING | $\begin{gathered} \mathrm{SIZE} \\ \mathbf{A} \end{gathered}$ |  | 5962-95630 |
| :---: | :---: | :---: | :---: |
| DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 |  | REVISION LEVEL F | SHEET $23$ |

```
    APPENDIX A
APPENDIX A FORMS A PART OF SMD 5962-95630
```


## DEPARTMENT OF DEFENSE HANDBOOK

MIL-HDBK-103 - List of Standard Microcircuit Drawings.

(Copies of these documents are available online at http://assist.daps.dla.mil/quicksearch/ or www.dodssp.daps.mil or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)
A.2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

## A. 3 REQUIREMENTS

A.3.1 Item requirements. The individual item requirements for device classes $Q$ and $V$ shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit or function as described herein.
A.3.2 Design, construction and physical dimensions. The design, construction and physical dimensions shall be as specified in MIL-PRF-38535 and the manufacturer's QM plan, for device classes Q and V.
A.3.2.1 Die physical dimensions. The die physical dimensions shall be as specified in A.1.2.4.1 and on figure A-1.
A.3.2.2 Die bonding pad locations and electrical functions. The die bonding pad locations and electrical functions shall be as specified in A.1.2.4.2 and on figure A-1.
A.3.2.3 Interface materials. The interface materials for the die shall be as specified in A.1.2.4.3 and on figure A-1.
A.3.2.4 Assembly related information. The assembly related information shall be as specified in A.1.2.4.4 and figure A-1.
A.3.2.5 Truth table(s). The truth table(s) shall be as defined within paragraph 3.2.3 of the body of this document.
A.3.2.6 Radiation exposure circuit. The radiation exposure circuit shall be as defined within paragraph 3.2.5 herein.
A.3.3 Electrical performance characteristics and post irradiation parameter limits. Unless otherwise specified herein, the electrical performance characteristics and post irradiation parameter limits are as specified in table I of the body of this document.
A.3.4 Electrical test requirements. The wafer probe test requirements shall include functional and parametric testing sufficient to make the packaged die capable of meeting the electrical performance requirements in table $I$.
30.5 Marking. As a minimum, each unique lot of die, loaded in single or multiple stack of carriers, for shipment to a customer, shall be identified with the wafer lot number, the certification mark, the manufacturer's identification and the PIN listed in A.1.2 herein. The certification mark shall be a "QML" or "Q" as required by MIL-PRF-38535.
A.3.6 Certification of compliance. For device classes $Q$ and $V$, a certificate of compliance shall be required from a QML38535 listed manufacturer in order to supply to the requirements of this drawing (see A.6.4 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this appendix shall affirm that the manufacturer's product meets, for device classes $Q$ and V , the requirements of MIL-PRF-38535 and the requirements herein.
A.3.7 Certificate of conformance. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 shall be provided with each lot of microcircuit die delivered to this drawing.

## STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990

| SIZE <br> A |  | 5962-95630 |
| :---: | :---: | :---: |
|  | REVISION LEVEL <br> F | SHEET |
|  | 24 |  |

DSCC FORM 2234
APR 97

## APPENDIX A <br> APPENDIX A FORMS A PART OF SMD 5962-95630

## A. 4 VERIFICATION

A.4.1 Sampling and inspection. For device classes $Q$ and $V$, die sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modifications in the QM plan shall not effect the form, fit or function as described herein.
A.4.2 Screening. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and as defined in the manufacturer's QM plan. As a minimum it shall consist of:
a) Wafer lot acceptance for Class V product using the criteria defined within MIL-STD-883 test method 5007.
b) $100 \%$ wafer probe (see paragraph A.3.4).
c) $100 \%$ internal visual inspection to the applicable class Q or V criteria defined within MIL-STD-883 test method 2010 or the alternate procedures allowed within MIL-STD-883 test method 5004.

## A.4.3 Conformance inspection.

A.4.3.1 Group E inspection. Group E inspection is required only for parts intended to be identified as radiation assured (see A.3.5 herein). RHA levels for device classes $Q$ and $V$ shall be as specified in MIL-PRF-38535. End point electrical testing of packaged die shall be as specified in table IIA herein. Group E tests and conditions are as specified within paragraphs 4.4.4.1, 4.4.4.1.1, 4.4.4.2, 4.4.4.3, and 4.4.4.4.

## A. 5 DIE CARRIER

A.5.1 Die carrier requirements. The requirements for the die carrier shall be accordance with the manufacturer's QM plan or as specified in the purchase order by the acquiring activity. The die carrier shall provide adequate physical, mechanical and electrostatic protection.

## A. 6 NOTES

A.6.1 Intended use. Microcircuit die conforming to this drawing are intended for use in microcircuits built in accordance with MIL-PRF-38535 or MIL-PRF-38534 for government microcircuit applications (original equipment), design applications and logistics purposes.
A.6.2 Comments. Comments on this appendix should be directed to DSCC-VA, Columbus, Ohio, 43218-3990 or telephone (614)-692-0547.
A.6.3 Abbreviations, symbols and definitions. The abbreviations, symbols, and definitions used herein are defined within MIL-PRF-38535 and MIL-STD-1331.
A.6.4 Sources of supply for device classes Q and V. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed within QML-38535 have submitted a certificate of compliance (see A.3.6 herein) to DSCC-VA and have agreed to this drawing.

## STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990

| $\begin{gathered} \text { SIZE } \\ \mathbf{A} \end{gathered}$ |  | 5962-95630 |
| :---: | :---: | :---: |
|  | $\underset{\text { REVISION LEVEL }}{\mathbf{F}}$ | SHEET $25$ |

```
    APPENDIX A

NOTE: Pad numbers reflect terminal numbers when placed in case outlines \(X\) and \(Y\) (see figure 1).


Die physical dimensions.
Die size: 4080 microns x 2820 microns.
Die thickness: \(19 \pm 1\) mils.
Interface materials.
Top metallization: Al Si Cu \(16.0 \mathrm{kA} \pm 2 \mathrm{k} \AA\)
Backside metallization: None
Glassivation.
Type: PSG
Thickness: \(8.0 \mathrm{kÅ} \pm 1.0 \mathrm{kA}\)
Substrate: DI (dielectric isolation)
Assembly related information.
Substrate potential: Unbiased
Special assembly instructions: None

FIGURE A-1. Die bonding pad locations and electrical functions.
\begin{tabular}{|c|c|c|c|}
\hline \multirow[t]{2}{*}{\begin{tabular}{l}
STANDARD MICROCIRCUIT DRAWING \\
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990
\end{tabular}} & \[
\begin{gathered}
\mathrm{SIZE} \\
\mathbf{A}
\end{gathered}
\] & & 5962-95630 \\
\hline & & \[
\underset{F}{\text { REVISION LEVEL }}
\] & SHEET
\[
26
\] \\
\hline
\end{tabular}

DATE: 04-06-25
Approved sources of supply for SMD 5962-95630 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535.
\begin{tabular}{|c|c|c|}
\hline \begin{tabular}{c} 
Standard \\
microcircuit drawing \\
PIN 1/
\end{tabular} & \begin{tabular}{c} 
Vendor \\
CAGE \\
number
\end{tabular} & \begin{tabular}{c} 
Vendor \\
similar \\
PIN
\end{tabular} \\
\hline 5962R9563001VXC & \(\underline{3} /\) & HS1-1840RH-Q \\
\hline 5962R9563001VYC & \(\underline{3} /\) & HS9-1840RH-Q \\
\hline 5962R9563001QXC & \(\underline{3} /\) & HS1-1840RH-8 \\
\hline 5962R9563001QYC & \(\underline{3} /\) & HS9-1840RH-8 \\
\hline 5962F9563002VXC & 34371 & HS1-1840ARH-Q \\
\hline 5962F9563002VYC & 34371 & HS9-1840ARH-Q \\
\hline 5962F9563002QXC & 34371 & HS1-1840ARH-8 \\
\hline 5962F9563002QYC & 34371 & HS9-1840ARH-8 \\
\hline 5962F9563002V9A & 34371 & HS0-1840ARH-Q \\
\hline 5962R9563002TXC & 34371 & HS1-1840ARH-T \\
\hline 5962R9563002TYC & 34371 & HS9-1840ARH-T \\
\hline
\end{tabular}

1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.
2/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
3/ No longer available from an approved source of supply.
\begin{tabular}{ll}
\begin{tabular}{l} 
Vendor CAGE \\
number
\end{tabular} & \begin{tabular}{l} 
Vendor name \\
and address
\end{tabular} \\
\cline { 1 - 3 } 34371 & Intersil Corporation \\
& \begin{tabular}{l} 
P.O. Box 883
\end{tabular} \\
& Melbourne, FL 32902-0883
\end{tabular}

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.```


[^0]:    STANDARD
    MICROCIRCUIT DRAWING
    DEFENSE SUPPLY CENTER COLUMBUS
    COLUMBUS, OHIO 43218-3990

