LTR DESCRIPTION DATE (YR-MO-DA) APPROVED A Changes in accordance with MOR 5962.R152.97. cs 97.02.24 Morica L. Poeking B Changes in accordance with MOR 5962.R433.97 rc 97.02.04 Raymod Monnin C Update bolierplane to ML_PRP-36536 requirements. Editorial changes 03.10.10 Thomas M. Hoss C Inoughout - pak ML_PRP-36536 requirements. Editorial changes 03.10.10 Thomas M. Hoss SHEET C C C C C C C SHEET C C C C C C C C C REV C									F	REVISI	ONS										
B Changes in accordance with NOK 5962-R43-97 rc 97-06-05 Raymond Momin C Update bolierplane to MIL-PRP-36636 requirements. Editorial changes 03-10-10 Tromas M. Hess C Prosphouljuk Tromas M. Hess 03-10-10 Tromas M. Hess SHEET 0 0 0 0 0 SHEET 0 0 0 0 0 Rev C 0 C C C C 0 0 0 SHEET 1 10 10 10 10 10 10 10 Rev 3rub FREP 1 12 2 2 2 0 <td>LTR</td> <td></td> <td></td> <td></td> <td></td> <td>[</td> <td>DESCR</td> <td></td> <td>N</td> <td></td> <td></td> <td></td> <td></td> <td>DA</td> <td>ATE (YI</td> <td>R-MO-I</td> <td>DA)</td> <td></td> <td>APPF</td> <td>ROVED</td> <td></td>	LTR					[DESCR		N					DA	ATE (YI	R-MO-I	DA)		APPF	ROVED	
C Update bolimptate to MIL-PRF-38335 requirements. Editorial changes 03-10-10 Thomas M. Hess REV 0 <t< td=""><td>А</td><td>Chan</td><td>iges in</td><td>accorda</td><td>ance w</td><td>ith NO</td><td>R 5962</td><td>-R182-</td><td>97 cs</td><td>5</td><td></td><td></td><td></td><td colspan="3">97-02-24</td><td colspan="2">Monica L. Poelking</td><td>3</td></t<>	А	Chan	iges in	accorda	ance w	ith NO	R 5962	-R182-	97 cs	5				97-02-24			Monica L. Poelking		3		
C Introductor jak 03-10-10 Thomas M. Hess REV 03-10-10 Thomas M. Hess 03-10-10 Thomas M. Hess SHEET 0 <td>В</td> <td>Chan</td> <td>iges in</td> <td>accorda</td> <td>ance w</td> <td>ith NOI</td> <td>R 5962</td> <td>-R433-</td> <td>97. – r</td> <td>с</td> <td colspan="3"></td> <td></td> <td>Rayı</td> <td>mond N</td> <td>1onnin</td> <td></td>	В	Chan	iges in	accorda	ance w	ith NOI	R 5962	-R433-	97. – r	с					Rayı	mond N	1onnin				
REV Image: Second		Upda	te boile	erplate t							al chang	ges									
SHEET I <thi< th=""> I <thi< th=""> <</thi<></thi<>			0																		
SHEET I <thi< th=""> I <thi< th=""> <</thi<></thi<>																					
SHEET I <thi< th=""> I <thi< th=""> <</thi<></thi<>																					
SHEET I <thi< th=""> I <thi< th=""> <</thi<></thi<>																					
SHEET I <thi< th=""> I <thi< th=""> <</thi<></thi<>																					
SHEET I <thi< th=""> I <thi< th=""> <</thi<></thi<>																					
SHEET I <thi< th=""> I <thi< th=""> <</thi<></thi<>																					
SHEET I <thi< th=""> I <thi< th=""> <</thi<></thi<>																					
SHEET I <thi< th=""> I <thi< th=""> <</thi<></thi<>																					
SHEET I <thi< th=""> I <thi< th=""> <</thi<></thi<>																					
SHEET I <thi< th=""> I <thi< th=""> <</thi<></thi<>																					
SHEET I <thi< th=""> I <thi< th=""> <</thi<></thi<>																					
SHEET I <thi< th=""> I <thi< th=""> <</thi<></thi<>																					
SHEET I <thi< th=""> I <thi< th=""> <</thi<></thi<>																					
SHEET I <thi< th=""> I <thi< th=""> <</thi<></thi<>																					
SHEET I <thi< th=""> I <thi< th=""> <</thi<></thi<>																					
SHEET I <thi< th=""> I <thi< th=""> <</thi<></thi<>																					
SHEET I <thi< th=""> I <thi< th=""> <</thi<></thi<>																					
SHEET I <thi< th=""> I <thi< th=""> <</thi<></thi<>																					
SHEET I <thi< th=""> I <thi< th=""> <</thi<></thi<>																					
SHEET I <thi< th=""> I <thi< th=""> <</thi<></thi<>	REV																				
SHEET 15 16 17 18 19 20 21 22 23 0 14 16 17 18 9 10 11 12 13 14 PMIC N/A PREPARED BY MICROCIRCUIT DRAWING PREPARED BY M																					
REV STATUS REV C D D <t< td=""><td>REV</td><td>С</td><td>С</td><td>С</td><td>С</td><td>С</td><td>С</td><td>С</td><td>С</td><td>С</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>	REV	С	С	С	С	С	С	С	С	С											
OF SHEETS SHEET 1 2 3 4 5 6 7 8 9 10 11 12 13 14 PMIC N/A PREPARED BY Marcia B. Kelleher DEFENSE SUPPLY CENTER COLUMBUS, OHIO 43216 http://www.dscc.dla.mil STANDARD MICROCIRCUIT DRAWING CHECKED BY Monica L. Poelking CHECKED BY Monica L. Poelking MICROCIRCUIT, DIGITAL, RADIATION HARDENED, CMOS, OR GATE, MONOLITHIC SILICON AMSC N/A REVISION LEVEL C REVISION LEVEL C SIZE CAGE CODE A 5962-96654	SHEET	15	16	17	18	19	20	21	22	23											
PMIC N/A PREPARED BY Marcia B. Kelleher DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216 http://www.dscc.dla.mil STANDARD MICROCIRCUIT DRAWING CHECKED BY Monica L. Poelking CHECKED BY Monica L. Poelking DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216 http://www.dscc.dla.mil THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE APPROVED BY Monica L. Poelking MICROCIRCUIT, DIGITAL, RADIATION HARDENED, CMOS, OR GATE, MONOLITHIC SILICON AMSC N/A REVISION LEVEL C SIZE CAGE CODE A 5962-96654	REV STATUS				REV	,		С	С	С	С	С	С	С	С	С	С	С	С	С	С
Marcia B. KelleherDEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216 http://www.dscc.dla.milSTANDARD MICROCIRCUIT DRAWINGCHECKED BY Monica L. PoelkingDEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216 http://www.dscc.dla.milTHIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSEAPPROVED BY Monica L. PoelkingMICROCIRCUIT, DIGITAL, RADIATION HARDENED, CMOS, OR GATE, MONOLITHIC SILICONAMSC N/AREVISION LEVEL CSIZE A 67268CAGE CODE 672685962-96654	OF SHEETS				SHE	ET		1	2	3	4	5	6	7	8	9	10	11	12	13	14
STANDARD MICROCIRCUIT DRAWINGCHECKED BY Monica L. PoelkingDEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216 http://www.dscc.dla.milTHIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSEAPPROVED BY Monica L. PoelkingMICROCIRCUIT, DIGITAL, RADIATION HARDENED, CMOS, OR GATE, MONOLITHIC SILICONAMSC N/AREVISION LEVEL CSIZE A CAGE CODE CCAGE CODE A 672685962-96654	PMIC N/A				PRE			Kelleh	er												
MICROCIRCUIT DRAWING Monica L. Poelking http://www.dscc.dla.mil THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE APPROVED BY Monica L. Poelking MICROCIRCUIT, DIGITAL, RADIATION HARDENED, CMOS, OR GATE, MONOLITHIC SILICON AMSC N/A REVISION LEVEL C SIZE A CAGE CODE 67268 5962-96654											4	DI	EFEN							US	
Implementation Implementation DRAWING APPROVED BY THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE APPROVED BY Monica L. Poelking MICROCIRCUIT, DIGITAL, RADIATION HARDENED, CMOS, OR GATE, MONOLITHIC SILICON AMSC N/A REVISION LEVEL C SIZE A CAGE CODE 67268 5962-96654	MICROCIRCUIT DRAWING THIS DRAWING IS AVAILABLE FOR USE BY ALL				CHE			. Poelk	ing										5		
THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE APPROVED BY Monica L. Poelking MICROCIRCUIT, DIGITAL, RADIATION HARDENED, CMOS, OR GATE, MONOLITHIC SILICON AMSC N/A REVISION LEVEL C SIZE A CAGE CODE 67268 5962-96654									5					mup		/w.us	cc.ui	a.mm			
FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE Monica L. Poelking MICROCINCUT, DIGITAL, RADIATION HARDENED, CMOS, OR GATE, MONOLITHIC SILICON AMSC N/A DRAWING APPROVAL DATE 95-12-28 SIZE CAGE CODE A 5962-96654 REVISION LEVEL C SHEFT SHEFT					APP	ROVE	D BY				N/IC				חח		P/	עוחע		J	
AND AGENCIES OF THE DEPARTMENT OF DEFENSE AMSC N/A REVISION LEVEL C SILICON SIZE A G7268 SHEFT						Mo	onica L	. Poelk	ing						HIC						
AMSC N/A REVISION LEVEL C AGE CODE A 67268 5962-96654	AND AGEN	CIES	OF THE		DRA	WING			DATE					,	,	2.,		_,			
C A 67268 5962-96654							95-1	2-28					-								
SHEFT	AMS	SC N/A			REV	ISION											5	062	966	51	
SHEET 1 OF 23							(<u>ز</u>			A 67268 3902-90034										
											SHE	ET		1	OF	23					


DSCC FORM 2233

APR 97 <u>DISTRIBUTION STATEMENT A</u>. Approved for public release; distribution is unlimited.

1. SCOPE

1.1 <u>Scope</u>. This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.

1.2 <u>PIN</u>. The PIN is as shown in the following example:



1.2.1 <u>RHA designator</u>. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.

1.2.2 Device type(s). The device type(s) identify the circuit function as follows:

Device type	Generic number	Circuit function
01	4071B	Radiation hardened, CMOS, quad 2-input OR gate
02	4071BN	Radiation hardened, CMOS, quad 2-input OR gate with neutron irradiated die.
03	4072B	Radiation hardened, CMOS, dual 4-input OR gate
04	4072BN	Radiation hardened, CMOS, dual 4-input OR gate with neutron irradiated die.
05	4075B	Radiation hardened, CMOS, triple 3-input OR gate
06	4075BN	Radiation hardened, CMOS, triple 3-input OR gate with neutron irradiated die.

1.2.3 <u>Device class designator</u>. The device class designator is a single letter identifying the product assurance level as follows:

Device class	Device requirements documentation
М	Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A
Q, V	Certification and qualification to MIL-PRF-38535

1.2.4 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	Terminals	Package style
C	CDIP2-T14	14	Dual-in-line
X	CDFP3-F14	14	Flat pack

1.2.5 Lead finish. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96654
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 2

1.3 Absolute maximum ratings. 1/2/3/

Supply voltage range (V _{DD}) DC input voltage range (V _{IN})	0.5 V dc to +20 V dc 0.5 V dc to V _{DD} + 0.5 V dc
DC input current, any one input (I _{IN})	
Device dissipation per output transistor	
Storage temperature range (T _{STG})	65°C to +150°C
Lead temperature (soldering, 10 seconds)	
Thermal resistance, junction-to-case ($\Theta_{\rm JC}$):	
Case outline C	24°C/W
Case outline X	30°C/W
Thermal resistance, junction-to-ambient (Θ_{JA}):	
Case outline C	74°C/W
Case outline X	116°C/W
Junction temperature (T _J)	
Maximum package power dissipation at $T_A = +125^{\circ}C$ (P _D): <u>4</u> /	
Case outline C	0.68 W
Case outline X	

1.4 <u>Recommended operating conditions</u>.

Supply voltage range (V_{DD})Case operating temperature range (T_{C})	
Input voltage range (V _{IN})	
Output voltage range (Vout)	+0.0 V to V _{DD}
Radiation features:	_
Total dose	1 x 10 ⁵ Rads (Si)
Single event phenomenon (SEP) effective	
linear energy threshold (LET) no upsets (see 4.4.4.5)	> 75 Me ^v /(cm ² /mg) <u>5</u> /
Dose rate upset (20 ns pulse)	> 5 x 10° Rads (Si)/s <u>5</u> /
Dose rate latch-up	> 2 x 10 ⁸ Rads (Si)/s <u>5</u> /
linear energy threshold (LET) no upsets (see 4.4.4.5) Dose rate upset (20 ns pulse) Dose rate latch-up Dose rate survivability Neutron irradiated (device types 02, 04, and 06)	

<u>1/</u>	Stresses above the absolute maximum rating may cause permanent damage to the device.	Extended operation at the
	maximum levels may degrade performance and affect reliability.	

2/ Unless otherwise noted, all voltages are referenced to V_{SS}. 3/ The limits for the parameters specified herein shall apply over the full specified V_{DD} range and case temperature range of -55°C to +125°C unless otherwise noted.

4/ If device power exceeds package dissipation capability, provide heat sinking or derate linearly (the derating is based on Θ_{JA}) at the following rate:

	Case outline C	. 13.5 mW/°C
	Case outline X	. 8.6 mW/°C
- /		

Guaranteed by design or process but not tested. <u>5</u>/

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96654
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	3

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those listed in the issue of the Department of Defense Index of Specifications and Standards (DoDISS) and supplement thereto, cited in the solicitation.

SPECIFICATION

DEPARTMENT OF DEFENSE

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

STANDARDS

DEPARTMENT OF DEFENSE

MIL-STD-883	-	Test Method Standard Microcircuits.
MIL-STD-1835	-	Interface Standard Electronic Component Case Outlines.

HANDBOOKS

DEPARTMENT OF DEFENSE

MIL-HDBK-103 - List of Standard Microcircuit Drawings. MIL-HDBK-780 - Standard Microcircuit Drawings.

(Unless otherwise indicated, copies of the specification, standards, and handbooks are available from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.

3.1.1 Microcircuit die. For the requirements for microcircuit die, see appendix A to this document.

3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.

3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.4 herein.

3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1.

3.2.3 <u>Radiation test connections</u>. The irradiation test connections shall be as specified in table III herein.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96654
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	4

3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.

3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table I.

3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-HDBK-103. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.

3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.

3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.

3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.

3.8 <u>Notification of change for device class M</u>. For device class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-PRF-38535, appendix A.

3.9 <u>Verification and review for device class M</u>. For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 36 (see MIL-PRF-38535, appendix A).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96654
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	5

Test	Symbol	$Conditions -55^{\circ}C \le T_{C} \le +125^{\circ}C$		Device	evice Group A		Limits	
1051	Symbol	unless otherwise s	pecified	type	subgroups	Min	Max	
Supply current	I _{DD}	$V_{DD} = 5.0 \text{ V}, \text{ V}_{IN} = 0.0 \text{ V} \text{ or}$	·Vpp	All	1, 3 <u>1</u> /	IVIIII	0.25	μA
cupply current	JUU		• 00	/ ui	2 <u>1</u> /		7.5	μΛ
		$V_{DD} = 10 \text{ V}, \text{ V}_{IN} = 0.0 \text{ V} \text{ or}$	Vpp		1, 3 <u>1</u> /		0.5	
			. 00		2 <u>1</u> /		15.0	
		$V_{DD} = 15 \text{ V}, \text{ V}_{IN} = 0.0 \text{ V} \text{ or}$	Vod		1, 3 <u>1</u> /		0.5	
			55		2 <u>1</u> /		30.0	
		$V_{DD} = 20 \text{ V}, \text{ V}_{IN} = 0.0 \text{ V} \text{ or}$	V _{DD}		1		0.5	
					2		50.0	
		M, I	D, P, L, R <u>2</u> /		1		2.5	
		V_{DD} = 18 V, V_{IN} = V_{DD} or 0	.0 V		3		0.5	
Low level output I _{OL}	IoL	V_{DD} = 5.0 V, V_{IN} = 0.0 V or V_{DD}	· V _{DD}	All	1	0.53		mA
current (sink)		$V_0 = 0.4 V$			2 <u>1</u> /	0.36		
					3 <u>1</u> /	0.64		
		V_{DD} = 10 V, V_{IN} = 0.0 V or	V _{DD}		1	1.4		-
		V _O = 0.5 V			2 <u>1</u> /	0.9		-
		-			3 <u>1</u> /	1.6		
		V_{DD} = 15 V, V_{IN} = 0.0 V or	V _{DD}		1	3.5		
		V ₀ = 1.5 V			2 <u>1</u> /	2.4		
					3 <u>1</u> /	4.2		
High level output I _{OH}	I _{OH}	$V_{DD} = 5.0 \text{ V}, V_{IN} = 0.0 \text{ V or } V_{DD}$ $V_{O} = 4.6 \text{ V}$	· V _{DD}	All	1		-0.53	mA
current (source)		V0 = 4.8 V			2 <u>1</u> /		-0.36	-
				·	3 <u>1</u> /		-0.64	
		$V_{DD} = 5.0 \text{ V}, V_{IN} = 0.0 \text{ V} \text{ or}$ $V_{O} = 2.5 \text{ V}$	· V _{DD}	·	1		-1.8	
		10 - 2.0 1			2 <u>1</u> /		-1.15	
			\/		3 <u>1</u> /		-2.0	
		$V_{DD} = 10 \text{ V}, V_{IN} = 0.0 \text{ V} \text{ or}$ $V_{O} = 9.5 \text{ V}$	VDD		1 2 <u>1</u> /		-1.4 -0.9	
		V0 = 9.5 V			2 <u>1/</u> 3 1/		-0.9	
		$V_{DD} = 15 \text{ V}, \text{ V}_{IN} = 0.0 \text{ V} \text{ or}$	Vaa		<u> </u>		-2.0	-
		$V_{\rm DD} = 13.5$ V V _O = 13.5 V	V DD		2 1/		-2.4	-
		V() = 10.0 V			3 <u>1</u> /		-4.2	
See footnotes at end	of table.							
			SIZE A				5962-9	6654

COLUMBUS, OHIO 43216-5000

Test Symb	Symbol	Conditions $-55^{\circ}C \le T_{C} \le +125^{\circ}C$ unless otherwise specified	Device	Group A	Lin	nits	Unit
	-	unless otherwise specified	type	subgroups	Min	Max	
Output voltage, high	V _{он}	$V_{DD} = 5 V$, no load <u>1</u> /	All	1, 2, 3	4.95		V
		$V_{DD} = 10 \text{ V}, \text{ no load } \underline{1}/$		1, 2, 3	9.95		
		$V_{DD} = 15 V$, no load <u>3</u> /		1, 2, 3	14.95		
Output voltage, low	V _{OL}	$V_{DD} = 5 V$, no load <u>1</u> /	All	1, 2, 3		0.05	
		$V_{DD} = 10 \text{ V}, \text{ no load } \underline{1}/$		1, 2, 3		0.05	
		$V_{DD} = 15 V$, no load		1, 2, 3		0.05	
Input voltage, low	VIL	$V_{DD} = 5 \text{ V}, V_{OH} > 4.5 \text{ V}, V_{OL} < 0.5 \text{ V}$	All	1, 2, 3		1.5	V
		$V_{DD} = 10 \text{ V}, V_{OH} > 9.0 \text{ V}, V_{OL} < 1.0 \text{ V}$	1/	1, 2, 3		3.0	
		$V_{DD} = 15 \text{ V}, V_{OH} > 13.5 \text{ V}, V_{OL} < 1.5 \text{ V}$		1, 2, 3		4.0	
Input voltage, high	VIH	$V_{DD} = 5 \text{ V}, \text{ V}_{OH} > 4.5 \text{ V}, \text{ V}_{OL} < 0.5 \text{ V}$	All	1, 2, 3	3.5		
		$V_{DD} = 10 \text{ V}, V_{OH} > 9.0 \text{ V}, V_{OL} < 1.0 \text{ V}$		1, 2, 3	7.0		
		$V_{DD} = 15 \text{ V}, V_{OH} > 13.5 \text{ V}, V_{OL} < 1.5 \text{ V}$		1, 2, 3	11.0		
Input leakage current,	IIL	$V_{IN} = V_{DD}$ or GND, $V_{DD} = 20$ V	All	1	-100		nA
low		$V_{IN} = V_{DD}$ or GND, $V_{DD} = 20$ V		2	-1000		
		$V_{IN} = V_{DD}$ or GND, $V_{DD} = 18$ V		3	-100		
Input leakage current,	IIH	$V_{IN} = V_{DD}$ or GND, $V_{DD} = 20$ V		1		100	
high	- 11 1	$V_{IN} = V_{DD}$ or GND, $V_{DD} = 20$ V		2		1000	
		$V_{\rm IN} = V_{\rm DD}$ or GND, $V_{\rm DD} = 18$ V		3		100	
Negative threshold	V _{NTH}	$V_{DD} = 10 \text{ V}, \text{ I}_{SS} = -10 \mu\text{A}$	All	1	-0.7	-2.8	V
voltage	• NTH	M, D, P, L, R 2		1	-0.2	-2.8	
Negative threshold voltage, delta	ΔV _{NTH}	V _{DD} = 10 V, I _{SS} = -10 μA M, D, P, L, R <u>2</u> /	All	1	0.2	±1.0	V
Positive threshold	V _{PTH}	$V_{SS} = 0.0 \text{ V}, \text{ I}_{DD} = 10 \mu\text{A}$	All	1	0.7	2.8	V
voltage	• F 111	M, D, P, L, R 2		1	0.2	2.8	
Positive threshold voltage, delta	ΔV _{PTH}	V _{SS} = 0.0 V, I _{DD} = 10 μA M, D, P, L, R <u>2</u> /	All	1	0.2	±1.0	V
Input capacitance	C _{IN} 1/	Any input, See 4.4.1c	All	4		7.5	pF
Functional tests	<u></u>	$V_{DD} = 2.8 \text{ V}, V_{IN} = V_{DD} \text{ or GND}$	All	7	V _{OH} >	V _{OL} <	V
		$V_{DD} = 20 \text{ V}, \text{ V}_{IN} = V_{DD} \text{ or GND}$		7	$V_{DD}/2$	$V_{DD}/2$	
		$V_{DD} = 20 \text{ V}, \text{ V}_{IN} = \text{V}_{DD} \text{ or GND}$ $V_{DD} = 18 \text{ V}, \text{ V}_{IN} = \text{V}_{DD} \text{ or GND}$ $M, D, P, L, R \underline{2}/$, 8A		- 00	
				7			
		$V_{DD} = 3.0 \text{ V}, \text{ V}_{IN} = V_{DD} \text{ or GND}$		8B			
		M, D, P, L, R 2/		7			

TABLE I. <u>Electrical performance characteristics</u> – Continued.							
Test	Symbol	Conditions $-55^{\circ}C \le T_{C} \le +125^{\circ}C$ unless otherwise specified	Device	Group A	Lir	nits	Unit
		uniess otherwise specified	type	subgroups	Min	Max	
Propagation delay time,	t _{PHL} ,	$V_{DD} = 5 V$, $V_{IN} = V_{DD}$ or GND	All	9		250	ns
input to output	t _{PLH}			10, 11		338	
	4/	M, D, P, L, R <u>2</u> /		9		338	
	<u></u>	$V_{DD} = 10 \text{ V}, \text{ V}_{IN} = V_{DD} \text{ or } \text{GND}$		9 <u>1</u> /		120	
		$V_{DD} = 15 \text{ V}, \text{ V}_{IN} = V_{DD} \text{ or GND}$		9 <u>1</u> /		90	
Transition time	t _{THL} ,	$V_{DD} = 5 V$, $V_{IN} = V_{DD}$ or GND	All	9		200	ns
	t _{TLH}			10, 11		270	
	4/	$V_{DD} = 10 \text{ V}, V_{IN} = V_{DD} \text{ or } \text{GND}$		9 <u>1</u> /		100	
	<u></u>	V_{DD} = 15 V, V_{IN} = V_{DD} or GND		9 <u>1</u> /		80	

1/ These tests are controlled via design or process and are not directly tested. These parameters are characterized on initial design release and upon design changes which affect these characteristics.

2/ Devices supplied to this drawing meet all levels M, D, P, L, and R of irradiation. However, this device is only tested at the "R" level. When performing post irradiation electrical measurements for any RHA level, T_A = +25°C.

 $\underline{3}$ / For accuracy, voltage is measured differentially to V_{DD}. Limit is 0.050 V max.

 $\underline{4}/\quad C_L$ = 50 pF, R_L = 200 k\Omega, input rise and fall times (t_r, t_f) < 20 ns.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96654
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	8

-					
Device types	01 and 02	03 and 04	05 and 06		
Case outlines	C and X	C and X	C and X		
Terminal number	Terminal symbol				
1	А	J=A+B+C+D	А		
2	В	А	В		
3	J = A + B	В	D		
4	K = C + D	С	E		
5	С	D	F		
6	D	NC	K = D + E + F		
7	V _{SS}	V _{SS}	V _{SS}		
8	E	NC	С		
9	F	E	J=A+B+C		
10	L = E + F	F	L = G + H + I		
11	M = G + H	G	I		
12	G	Н	Н		
13	Н	K = E + F + G + H	G		
14	V _{DD}	V _{DD}	V _{DD}		

NC = No connection

FIGURE 1. Terminal connections.

	SIZE		
STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	A		5962-96654
		REVISION LEVEL C	SHEET 9

4. QUALITY ASSURANCE PROVISIONS

4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.

4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.

4.2.1 Additional criteria for device class M.

- a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
 - (2) $T_A = +125^{\circ}C$, minimum.
- b. Interim and final electrical test parameters shall be as specified in table IIA herein.

4.2.2 Additional criteria for device classes Q and V.

- a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
- b. Interim and final electrical test parameters shall be as specified in table IIA herein.
- c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B or as modified in the device manufacturer's Quality Management (QM) plan.

4.3 <u>Qualification inspection for device classes Q and V</u>. Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535, including groups A, B, C, D, and E inspections and as specified herein. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

4.4.1 Group A inspection.

- a. Tests shall be as specified in table IIA herein.
- b. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device.
- c. Subgroup 4 (C_{IN} measurement) shall be measured only for initial qualification and after process or design changes which may affect capacitance. C_{IN} shall be measured between the designated terminal and GND at a frequency of 1 MHz. Tests shall be sufficient to validate the limits defined in table I herein.

4.4.2 <u>Group C inspection</u>. The group C inspection end-point electrical parameters shall be as specified in table IIA herein.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE A		5962-96654
		REVISION LEVEL C	SHEET 10

TABLE IN <u>Electrical test requirements</u> .				
Test requirements	(in accordance with (in accord		groups rdance with 8535, table III)	
	Device class M	Device class Q	Device class V	
Interim electrical parameters (see 4.2)	1, 7, 9	1, 7, 9	1, 7, 9	
Final electrical parameters (see 4.2)	1, 2, 3, 7, 8, 9, 10, 11 <u>1</u> /	1, 2, 3, 7, 8, 9, 10, 11 <u>1</u> /	1, 2, 3, 7, 8, 9, 10, 11 <u>2</u> / <u>3</u> /	
Group A test requirements (see 4.4)	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11	
Group C end-point electrical parameters (see 4.4)	1, 2, 3, 7, 8, 9, 10, 11	1, 2, 3, 7, 8, 9, 10, 11	1, 2, 3, 7, 8, 9, 10, 11 <u>3</u> /	
Group D end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9	1, 7, 9	
Group E end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9	1, 7, 9	

TABLE IIA. Electrical test requirements.

 $\underline{1}$ PDA applies to subgroups 1 and 7.

2/ PDA applies to subgroups 1, 7, 9, and deltas.

3/ Delta limits, as specified in table IIB, shall be required where specified, and the delta limits shall be completed with reference to the zero hour electrical parameters (see table I).

TABLE IIB.	Burn-in and operating	life test, Delta	parameters	(+25°C).

Parameters	Symbol	Delta limits
Supply current	I _{DD}	± 0.1 μA
Output current (sink), $V_{DD} = 5.0 V$	I _{OL}	± 20%
Output current (source) $V_{DD} = 5.0 \text{ V}, V_{OUT} = 4.6 \text{ V}$	I _{OH}	± 20%

TABLE III. Irradiation test connections 1/.

Device types	Open	Ground	V_{DD} = 10.0 V ± 0.5 V
01, 02	3, 4, 10, 11	7	1, 2, 5, 6, 8, 9, 12, 13, 14
03, 04	1, 6, 8, 13	7	2, 3, 4, 5, 9, 10, 11, 12, 14
05, 06	6, 9, 10	7	1, 2, 3, 4, 5, 8, 11, 12, 13, 14

<u>1</u>/ Each pin except V_{DD} and GND will have a resistor of 47 k $\Omega \pm$ 5% for irradiation testing.

4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:

- a. Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
- b. $T_A = +125^{\circ}C$, minimum.
- c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

4.4.2.2 <u>Additional criteria for device classes Q and V</u>. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96654
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	11

4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.

4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).

- a. End-point electrical parameters shall be as specified in table IIA herein.
- b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at $T_A = +25^{\circ}C \pm 5^{\circ}C$, after exposure, to the subgroups specified in table IIA herein.
- c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.

4.4.4.1 <u>Total dose irradiation testing</u>. Total dose irradiation testing shall be performed in accordance with MIL-STD-883, method 1019, and as specified herein.

4.4.4.1.1 <u>Accelerated aging testing</u>. Accelerated aging testing shall be performed on all devices requiring a RHA level greater than 5k rads (Si). The post-anneal end-point electrical parameter limits shall be as specified in table I herein and shall be the pre-irradiation end-point electrical parameter limits at 25° C. Testing shall be performed at initial qualification and after any design or process changes which may affect the RHA response of the device.

4.4.4.2 <u>Neutron irradiation</u>. Neutron irradiation for devices 02, 04, and 06 shall be conducted in wafer form using a neutron fluence of approximately 1×10^{14} neutrons/cm².

4.4.4.3 <u>Dose rate induced latchup testing</u>. Dose rate induced latchup testing shall be performed in accordance with test method 1020 of MIL-STD-883 and as specified herein (see 1.4 herein). Tests shall be performed on devices, SEC, or approved test structures at technology qualification and after any design or process changes that may affect the RHA capability of the process.

4.4.4.4 <u>Dose rate upset testing</u>. Dose rate upset testing shall be performed in accordance with test method 1021 of MIL-STD-883 and herein (see 1.4 herein).

- a. Transient dose rate upset testing shall be performed at initial qualification and after any design or process changes which may affect the RHA performance of the devices. Test 10 devices with 0 defects unless otherwise specified.
- b. Transient dose rate upset testing for class Q and V devices shall be performed as specified by a TRB approved radiation hardness assurance plan and MIL-PRF-38535.

4.4.5 <u>Single event phenomena (SEP)</u>. SEP testing shall be required on class V devices (see 1.4 herein). SEP testing shall be performed on a technology process on the Standard Evaluation Circuit (SEC) or alternate SEP test vehicle as approved by the qualifying activity at initial qualification and after any design or process changes which may affect the upset or latchup characteristics. The recommended test conditions for SEP are as follows:

- a. The ion beam angle of incidence shall be between normal to the die surface and 60° to the normal, inclusive (i.e. $0^{\circ} \le$ angle $\le 60^{\circ}$). No shadowing of the ion beam due to fixturing or package related effects is allowed.
- b. The fluence shall be ≥ 100 errors or $\geq 10^{6}$ ions/cm².
- c. The flux shall be between 10² and 10⁵ ions/cm²/s. The cross-section shall be verified to be flux independent by measuring the cross-section at two flux rates that differ by at least an order of magnitude.
- d. The particle range shall be ≥ 20 microns in silicon.
- e. The test temperature shall be +25°C and the maximum rated operating temperature ±10°C.
- f. Bias conditions shall be defined by the manufacturer for the latchup measurements.
- g. Test four devices with zero failures.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96654
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	12

4.5 <u>Methods of inspection</u>. Methods of inspection shall be specified as follows:

4.5.1 <u>Voltage and current</u>. Unless otherwise specified, all voltages given are referenced to the microcircuit GND terminal. Currents given are conventional current and positive when flowing into the referenced terminal.

5. PACKAGING

5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

6. NOTES

6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractorprepared specification or drawing.

6.1.2 Substitutability. Device class Q devices will replace device class M devices.

6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.

6.3 <u>Record of users</u>. Military and industrial users should inform Defense Supply Center Columbus when a system application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.

6.4 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA , Columbus, Ohio 43216-5000, or telephone (614) 692-0547.

6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.

6.6 Sources of supply.

6.6.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing.

6.6.2 <u>Approved sources of supply for device class M</u>. Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

6.7 <u>Additional information</u>. When applicable, a copy of the following additional data shall be maintained and available from the device manufacturer:

a. RHA upset levels.


- b. Test conditions (SEP).
- c. Number of upsets (SEP).
- d. Number of transients (SEP).
- e. Occurrence of latchup (SEP).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96654
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	13

A.1 SCOPE

A.1.1 <u>Scope</u>. This appendix establishes minimum requirements for microcircuit die to be supplied under the Qualified Manufacturers List (QML) Program. QML microcircuit die meeting the requirements of MIL-PRF-38535 and the manufacturers approved QM plan for use in monolithic microcircuits, multichip modules (MCMs), hybrids, electronic modules, or devices using chip and wire designs in accordance with MIL-PRF-38534 are specified herein. Two product assurance classes consisting of military high reliability (device class Q) and space application (device Class V) are reflected in the Part or Identification Number (PIN). When available a choice of Radiation Hardiness Assurance (RHA) levels are reflected in the PIN.

A.1.2 PIN. The PIN shall be as shown in the following example:



A.1.2.1 <u>RHA designator</u>. Device classes Q and V RHA identified die shall meet the MIL-PRF-38535 specified RHA levels. A dash (-) indicates a non-RHA die.

A.1.2.2 <u>Device type(s)</u>. The device type(s) shall identify the circuit function as follows:

Device type	Generic number	Circuit function
01	4071B	Radiation hardened, CMOS, quad 2-input OR gate
02	4071BN	Radiation hardened, CMOS, quad 2-input OR gate with neutron irradiated die.
03	4072B	Radiation hardened, CMOS, dual 4-input OR gate
04	4072BN	Radiation hardened, CMOS, dual 4-input OR gate with neutron irradiated die.
05	4075B	Radiation hardened, CMOS, triple 3-input OR gate
06	4075BN	Radiation hardened, CMOS, triple 3-input OR gate with neutron irradiated die.

A.1.2.3 Device class designator.

Device class	Device requirements documentation
Q or V	Certification and qualification to the die requirements of MIL-PRF-38535.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96654
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	14

A.1.2.4 <u>Die Details</u>. The die details designation shall be a unique letter which designates the die's physical dimensions, bonding pad location(s) and related electrical function(s), interface materials, and other assembly related information, for each product and variant supplied to this appendix.

A.1.2.4.1 Die physical dimensions.

Die types	Figure number
01, 02	A-1
03, 04	A-2
05, 06	A-3
A.1.2.4.2 Die bonding pad locations and electrical functions.	
Die types	Figure number
01, 02	A-1
03, 04	A-2
05, 06	A-3
A.1.2.4.3 Interface materials.	
Die types	Figure number
01, 02	A-1
03, 04	A-2
05, 06	A-3
A.1.2.4.4 Assembly related information.	
Die types	Figure number
01, 02	A-1
03, 04	A-2
05, 06	A-3
A.1.3 Absolute maximum ratings. See paragraph 1.3 for details.	
A.1.4 <u>Recommended operating conditions</u> . See paragraph 1.4 for deta	ils.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96654
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	15

A.2 APPLICABLE DOCUMENTS

A.2.1 <u>Government specifications, standards, bulletin, and handbooks</u>. Unless otherwise specified, the following specifications, standard, and handbook of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

SPECIFICATION

DEPARTMENT OF DEFENSE

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

STANDARD

DEPARTMENT OF DEFENSE

MIL-STD-883 - Test Method Standard Microcircuits.

HANDBOOK

DEPARTMENT OF DEFENSE

MIL-HDBK-103 - List of Standard Microcircuit Drawings.

(Copies of the specification, standard, and handbook required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity).

A.2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

A.3 REQUIREMENTS

A.3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit or function as described herein.

A.3.2 <u>Design, construction and physical dimensions</u>. The design, construction and physical dimensions shall be as specified in MIL-PRF-38535 and the manufacturer's QM plan, for device classes Q and V and herein.

A.3.2.1 <u>Die physical dimensions</u>. The die physical dimensions shall be as specified in A.1.2.4.1 and on figures A-1, A-2, and A-3.

A.3.2.2 <u>Die bonding pad locations and electrical functions</u>. The die bonding pad locations and electrical functions shall be as specified in A.1.2.4.2 and on figures A-1, A-2, and A-3.

A.3.2.3 <u>Interface materials</u>. The interface materials for the die shall be as specified in A.1.2.4.3 and on figures A-1, A-2, and A-3.

A.3.2.4 <u>Assembly related information</u>. The assembly related information shall be as specified in A.1.2.4.4 and figures A-1, A-2, and A-3.

A.3.2.5 <u>Radiation exposure circuit</u>. The radiation exposure circuit shall be as defined in paragraph 3.2.3 herein.

A.3.3 <u>Electrical performance characteristics and post-irradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and post-irradiation parameter limits are as specified in table I of the body of this document.

A.3.4 <u>Electrical test requirements</u>. The wafer probe test requirements shall include functional and parametric testing sufficient to make the packaged die capable of meeting the electrical performance requirements in table I.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96654
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	16

A.3.5 <u>Marking</u>. As a minimum, each unique lot of die, loaded in single or multiple stack of carriers, for shipment to a customer, shall be identified with the wafer lot number, the certification mark, the manufacturer's identification and the PIN listed in A.1.2 herein. The certification mark shall be a "QM" or "Q" as required by MIL-PRF-38535.

A.3.6 <u>Certification of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see A.6.4 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this appendix shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and the requirements herein.

A.3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 shall be provided with each lot of microcircuit die delivered to this drawing.

A.4 QUALITY ASSURANCE PROVISIONS

A.4.1 <u>Sampling and inspection</u>. For device classes Q and V, die sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modifications in the QM plan shall not affect the form, fit or function as described herein.

A.4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and as defined in the manufacturer's QM plan. As a minimum it shall consist of:

- a) Wafer lot acceptance for class V product using the criteria defined in MIL-STD-883, test method 5007.
- b) 100% wafer probe (see paragraph A.3.4 herein).
- c) 100% internal visual inspection to the applicable class Q or V criteria defined in MIL-STD-883, test method 2010 or the alternate procedures allowed in MIL-STD-883, test method 5004.

A.4.3 Conformance inspection.

A.4.3.1 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be identified as radiation assured (see A.3.5 herein). RHA levels for device classes Q and V shall be as specified in MIL-PRF-38535. End point electrical testing of packaged die shall be as specified in table IIA herein. Group E tests and conditions are as specified in paragraph 4.4.4 herein.

A.5 DIE CARRIER

A.5.1 <u>Die carrier requirements</u>. The requirements for the die carrier shall be accordance with the manufacturer's QM plan or as specified in the purchase order by the acquiring activity. The die carrier shall provide adequate physical, mechanical and electrostatic protection.

A.6 NOTES

A.6.1 <u>Intended use</u>. Microcircuit die conforming to this drawing are intended for use in microcircuits built in accordance with MIL-PRF-38535 or MIL-PRF-38534 for government microcircuit applications (original equipment), design applications and logistics purposes.

A.6.2 <u>Comments</u>. Comments on this appendix should be directed to DSCC-VA, Columbus, Ohio, 43216-5000 or telephone (614)-692-0547.


A.6.3 <u>Abbreviations, symbols and definitions</u>. The abbreviations, symbols, and definitions used herein are defined with MIL-PRF-38535 and MIL-STD-1331.

A.6.4 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed within QML-38535 have submitted a certificate of compliance (see A.3.6 herein) to DSCC-VA and have agreed to this drawing.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96654
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	17

o DIE PHYSICAL DIMENSIONS

0 DIE BONDING PAD LOCATIONS AND ELECTRICAL FUNCTIONS



o INTERFACE MATERIALS

Top metallization:	AI	11.0kÅ - 14.0kÅ
Backside metallization:	None.	
Glassivation Type: Thickness:	PSG 10.4kÅ - 15.6kÅ	
Substrate:	Single crystal sili	icon.
0 ASSEMBLY RELATED INFORMATIO	N	
Substrate potential:	Floating or tied to	o V _{DD} .
Special assembly instructions:	Bond pad #14 (V	/ _{DD}) first.


FIGURE A-1 – Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96654
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	19

o DIE PHYSICAL DIMENSIONS

1372 x 1549 microns. Die size: Die thickness: 20 ± 1 mils.

0 DIE BONDING PAD LOCATIONS AND ELECTRICAL FUNCTIONS



20

o INTERFACE MATERIALS

Top metallization:		AI	11.0kÅ - 14.0kÅ
Backside metalliza	tion:	None.	
Glassivation Type: Thickness	5:	PSG 10.4kÅ - 15.6kÅ	
Substrate:		Single crystal silicon.	
o ASSEMBLY RELATED	D INFORMATION	<u>N</u>	
Substrate potentia	l:	Floating or tied to	o V _{DD} .
Special assembly instructions:		Bond pad #14 (V	′ _{DD}) first.


FIGURE A-2 – Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE A		5962-96654
		REVISION LEVEL C	SHEET 21

o DIE PHYSICAL DIMENSIONS

Die size:	1600 x 1549 microns.
Die thickness:	20 ± 1 mils.

0 DIE BONDING PAD LOCATIONS AND ELECTRICAL FUNCTIONS



o INTERFACE MATERIALS

Top metallization:		AI	11.0kÅ - 14.0kÅ
Backside metalliza	tion:	None.	
Glassivation Type: Thickness	5:	PSG 10.4kÅ - 15.6kÅ	
Substrate:		Single crystal silicon.	
o ASSEMBLY RELATED	D INFORMATION	<u>N</u>	
Substrate potentia	l:	Floating or tied to	o V _{DD} .
Special assembly instructions:		Bond pad #14 (V	′ _{DD}) first.

FIGURE A-3 – Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE A		5962-96654
		REVISION LEVEL C	SHEET 23

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 03-10-10

Approved sources of supply for SMD 5962-96654 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535.

I	1	
Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962R9665401VCC	34371	CD4071BDMSR
5962R9665401VXC	34371	CD4071BKMSR
5962R9665401V9A	<u>3</u> /	CD4071BHSR
5962R9665402VCC	<u>3</u> /	CD4071BDNSR
5962R9665402VXC	<u>3</u> /	CD4071BKNSR
5962R9665402V9A	<u>3</u> /	CD4071BHNSR
5962R9665403VCC	<u>3</u> /	CD4072BDMSR
5962R9665403VXC	<u>3</u> /	CD4072BKMSR
5962R9665403V9A	<u>3</u> /	CD4072BHSR
5962R9665404VCC	<u>3</u> /	CD4072BDNSR
5962R9665404VXC	<u>3</u> /	CD4072BKNSR
5962R9665404V9A	<u>3</u> /	CD4072BHNSR
5962R9665405VCC	<u>3</u> /	CD4075BDMSR
5962R9665405VXC	<u>3</u> /	CD4075BKMSR
5962R9665405V9A	<u>3</u> /	CD4075BHSR
5962R9665406VCC	<u>3</u> /	CD4075BDNSR
5962R9665406VXC	<u>3</u> /	CD4075BKNSR
5962R9665406V9A	<u>3</u> /	CD4075BHNSR

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed, contact the vendor to determine its availability.
- <u>2</u>/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
- 3/ No longer available from an approved source of supply.

Vendor CAGE number Vendor name and address

34371

Intersil Corporation 2401 Palm Bay Blvd. P.O. Box 883 Melbourne, FL 32902-0883

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.