Data Sheet | August 26, 2003 | FN7307.2

250MHz Differential Twisted-Pair Drivers

The EL5171 and EL5371 are single and triple bandwidth amplifiers with an output in differential form. They are primarily targeted for applications such as driving twisted-pair lines in component video applications. The inputs signal can be in either single-ended or differential form but the outputs are always in differential form.

On the EL5171 and EL5371, two feedback inputs provide the user with the ability to set the gain of each device (stable at minimum gain of one). For a fixed gain of two, please see EL5170 and EL5370.

The output common mode level for each channel is set by the associated V_{REF} pin, which have a -3dB bandwidth of over 50MHz. Generally, these pins are grounded but can be tied to any voltage reference.

All outputs are short circuit protected to withstand temporary overload condition.

The EL5171 and EL5371 are specified for operation over the full -40°C to +85°C temperature range.

Ordering Information

PART NUMBER	PACKAGE	TAPE & REEL	PKG. DWG. #
EL5171IS	8-Pin SO	-	MDP0027
EL5171IS-T7	8-Pin SO	7”	MDP0027
EL5171IS-T13	8-Pin SO	13”	MDP0027
EL5171IY	8-Pin MSOP	-	MDP0043
EL5171IY-T7	8-Pin MSOP	7”	MDP0043
EL5171IY-T13	8-Pin MSOP	13”	MDP0043
EL5371IU	28-Pin QSOP	-	MDP0040
EL5371IU-T7	28-Pin QSOP	7”	MDP0040
EL5371IU-T13	28-Pin QSOP	13”	MDP0040

Features

- Fully differential inputs, outputs, and feedback
- Differential input range ±2.3V typ.
- 250MHz 3dB bandwidth
- 800V/µs slew rate
- Low distortion at 5MHz
- Single 5V or dual ±5V supplies
- 90mA maximum output current
- Low power - 8mA per channel

Applications

- Twisted-pair driver
- Differential line driver
- VGA over twisted-pair
- ADSL/HDSL driver
- Single ended to differential amplification
- Transmission of analog signals in a noisy environment

Pinouts

EL5171
(8-PIN SO, MSOP)
TOP VIEW



EL5371
(28-PIN QSOP)
TOP VIEW



Absolute Maximum Ratings (T_A = 25°C)

Supply Voltage (V_S+ to V_S-) 12V
Maximum Output Current. . . . . ±60mA
Storage Temperature Range . . . . . .-65°C to +150°C
Operating Junction Temperature . . . . . .+135°C
Ambient Operating Temperature . . . . . .-40°C to +85°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typ values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: $T_J = T_C = T_A$

Electrical Specifications

V_S+ = +5V, V_S- = -5V, T_A = 25°C, V_{IN} = 0V, R_{LD} = 1kΩ, R_F = 0, R_G = OPEN, C_{LD} = 2.7pF, Unless Otherwise Specified

PARAMETER	DESCRIPTION	CONDITIONS	MIN	TYP	MAX	UNIT
AC PERFORMANCE						
BW	-3dB Bandwidth	A_V = 1, C_{LD} = 2.7pF		250		MHz
		A_V = 2, R_F = 500, C_{LD} = 2.7pF		60		MHz
		A_V = 10, R_F = 500, C_{LD} = 2.7pF		10		MHz
BW	±0.1dB Bandwidth	A_V = 1, C_{LD} = 2.7pF		50		MHz
SR	Slew Rate (EL5171)	V_{OUT} = 3V_{P-P}, 20% to 80%	600	800	1000	V/µs
	Slew Rate (EL5371)	V_{OUT} = 3V_{P-P}, 20% to 80%	540	700	1000	V/µs
T_{STL}	Settling Time to 0.1%	V_{OUT} = 2V_{P-P}		10		ns
T_{OVR}	Output Overdrive Recovery Time			20		ns
GBWP	Gain Bandwidth Product			100		MHz
V_{REF}BW (-3dB)	V_{REF} -3dB Bandwidth	A_V =1, C_{LD} = 2.7pF		50		MHz
V_{REF}SR+	V_{REF} Slew Rate - Rise	V_{OUT} = 2V_{P-P}, 20% to 80%		90		V/µs
V_{REF}SR-	V_{REF} Slew Rate - Fall	V_{OUT} = 2V_{P-P}, 20% to 80%		50		V/µs
V_N	Input Voltage Noise	at 10kHz		26		nV/√Hz
I_N	Input Current Noise	at 10kHz		2		pA/√Hz
HD2	Second Harmonic Distortion	V_{OUT} = 2V_{P-P}, 5MHz		-94		dBc
		V_{OUT} = 2V_{P-P}, 20MHz		-94		dBc
HD3	Third Harmonic Distortion	V_{OUT} = 2V_{P-P}, 5MHz		-77		dBc
		V_{OUT} = 2V_{P-P}, 20MHz		-75		dBc
dG	Differential Gain at 3.58MHz	R_L = 300Ω, A_V = 2		0.1		%
dθ	Differential Phase at 3.58MHz	R_L = 300Ω, A_V = 2		0.5		°
e_S	Channel Separation	at f = 1MHz		90		dB
INPUT CHARACTERISTICS						
V_{OS}	Input Referred Offset Voltage			±1.5	±25	mV
I_{IN}	Input Bias Current (V_{IN}+, V_{IN}-)		-14	-6	-3	µA
I_{REF}	Input Bias Current (V_{REF})		0.5	1.3	4	µA
R_{IN}	Differential Input Resistance			300		kΩ
C_{IN}	Differential Input Capacitance			1		pF
DMIR	Differential Mode Input Range		±2.1	±2.3	±2.5	V
CMIR+	Common Mode Positive Input Range at V_{IN}+, V_{IN}-	Tested only for EL5371	3.1	3.4		V
CMIR-	Common Mode Negative Input Range at V_{IN}+, V_{IN}-	Tested only for EL5371		-4.5	-4.2	V
V_{REFIN} +	Positive Reference Input Voltage Range (EL5371)	V_{IN}+ = V_{IN}- = 0V	3.5	±3.8		V

Electrical Specifications $V_S+ = +5V$, $V_S- = -5V$, $T_A = 25°C$, $V_{IN} = 0V$, $R_{LD} = 1k\Omega$, $R_F = 0$, R_G = OPEN, $C_{LD} = 2.7pF$, Unless Otherwise Specified **(Continued)**

PARAMETER	DESCRIPTION	CONDITIONS	MIN	TYP	MAX	UNIT
V_{REFIN} -	Negative Reference Input Voltage Range (EL5371)	$V_{IN}+ = V_{IN}- = 0V$		-3.3	-3	V
V_{REFOS}	Output Offset Relative to V_{REF} (EL5371)			±60	±100	mV
CMRR	Input Common Mode Rejection Ratio (EL5371)	V_{IN} = ±2.5V	70	82		dB
Gain	Gain Accuracy	V_{IN} = 1 (EL5171)	0.981	0.996	1.011	V
		V_{IN} = 1 (EL5371)	0.978	0.993	1.008	V
OUTPUT CHARACTERISTICS						
V_{OUT}	Output Voltage Swing	R_L = 500Ω to GND	±3.6	±3.9		V
I_{OUT}(Max)	Maximum Output Current	R_L = 10Ω (EL5171)	±70	±90	±120	mA
		R_L = 10Ω (EL5371)	±50	±70	±90	mA
R_{OUT}	Output Impedance			130		mΩ
SUPPLY						
V_{SUPPLY}	Supply Operating Range	V_S+ to V_S-	4.75		11	V
$I_{S(ON)}$	Power Supply Current - Per Channel		6.8	7.5	8.2	mA
$I_{S(OFF)}+$	Positive Power Supply Current - Disabled (EL5371)	$\overline{EN}$ pin tied to 4.8V		1.7	10	µA
$I_{S(OFF)}-$	Negative Power Supply Current - Disabled (EL5371)		-200	-120		µA
PSRR	Power Supply Rejection Ratio	V_S from ±4.5V to ±5.5V (EL5171)	70	84		dB
		V_S from ±4.5V to ±5.5V (EL5371)	65	83		dB
ENABLE (EL5371 ONLY)						
t_{EN}	Enable Time			215		ns
t_{DS}	Disable Time			0.95		µs
V_{IH}	$\overline{EN}$ Pin Voltage for Power-Up				V_S+ - 1.5	V
V_{IL}	$\overline{EN}$ Pin Voltage for Shut-Down		V_S+ - 0.5			V
I_{IH-EN}	$\overline{EN}$ Pin Input Current High	At V_{EN} = 5V		122	130	µA
I_{IL-EN}	$\overline{EN}$ Pin Input Current Low	At V_{EN} = 0V	-10	-8		µA

Pin Descriptions

EL5171	EL5371	PIN NAME	PIN FUNCTION
1	17, 21, 27	FBP1, 2, 3	Feedback from non-inverting output
2	2, 6, 10	INP1, 2, 3	Non-inverting inputs
3	3, 7, 11	INN1, 2, 3	Inverting inputs, note that on EL5171, this pin is also the REF pin
4	16, 20, 26	FBN1, 2, 3	Feedback from inverting output
5	15, 19, 25	OUT1B, 2B, 3B	Inverting outputs
6	24	VSP	Positive supply
7	23	VSN	Negative supply
8	18, 22, 28	OUT1, 2, 3	Non-inverting outputs
	1, 5, 9, 13	NC	No connects, grounded for best crosstalk performance
	4, 8, 12	REF1, 2, 3	Reference input, sets common-mode output voltage
	14	$\overline{EN}$	$\overline{ENABLE}$

Connection Diagrams

EL5171



EL5371



Typical Performance Curves



FIGURE 1. FREQUENCY RESPONSE



FIGURE 2. FREQUENCY RESPONSE FOR VARIOUS GAIN



FIGURE 3. FREQUENCY RESPONSE vs R_{LD}



FIGURE 4. FREQUENCY RESPONSE vs C_{LD}



FIGURE 5. FREQUENCY RESPONSE



FIGURE 6. FREQUENCY RESPONSE vs R_{LD}

Typical Performance Curves (Continued)



FIGURE 7. FREQUENCY RESPONSE - V_{REF}



FIGURE 8. OUTPUT IMPEDANCE vs FREQUENCY



FIGURE 9. PSRR vs FREQUENCY



FIGURE 10. CMRR vs FREQUENCY



FIGURE 11. VOLTAGE AND CURRENT NOISE vs FREQUENCY



FIGURE 12. CHANNEL ISOLATION vs FREQUENCY

Typical Performance Curves (Continued)



FIGURE 13. HARMONIC DISTORTION vs DIFFERENTIAL OUTPUT VOLTAGE



FIGURE 14. HARMONIC DISTORTION vs DIFFERENTIAL OUTPUT VOLTAGE



FIGURE 15. HARMONIC DISTORTION vs R_{LD}



FIGURE 16. HARMONIC DISTORTION vs R_{LD}



FIGURE 17. HARMONIC DISTORTION vs FREQUENCY



FIGURE 18. SMALL SIGNAL TRANSIENT RESPONSE

Typical Performance Curves (Continued)



FIGURE 19. LARGE SIGNAL TRANSIENT RESPONSE



FIGURE 20. ENABLED RESPONSE



FIGURE 21. DISABLED RESPONSE



FIGURE 22. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE



FIGURE 23. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE

Simplified Schematic



Description of Operation and Application Information

Product Description

The EL5171 and EL5371 are wide bandwidth, low power and single/differential ended to differential output amplifiers. The EL5171 is a single channel differential amplifier. Since the I_N- pin and REF pin are tired together internally, the EL5171 can be used as a single ended to differential converter. The EL5371 is a triple channel differential amplifier. The EL5371 have a separate I_N- pin and REF pin for each channel. It can be used as single/differential ended to differential converter. The EL5171 and EL5371 are internally compensated for closed loop gain of +1 of greater. Connected in gain of 1 and driving a 1kΩ differential load, the EL5171 and EL5371 have a -3dB bandwidth of 250MHz. Driving a 200Ω differential load at gain of 2, the bandwidth is about 30MHz. The EL5371 is available with a power down feature to reduce the power while the amplifier is disabled.

Input, Output, and Supply Voltage Range

The EL5171 and EL5371 have been designed to operate with a single supply voltage of 5V to 10V or a split supplies with its total voltage from 5V to 10V. The amplifiers have an input common mode voltage range from -4.5V to 3.4V for ±5V supply. The differential mode input range (DMIR) between the two inputs is from -2.3V to +2.3V. The input voltage range at the REF pin is from -3.3V to 3.8V. If the input common mode or differential mode signal is outside the above-specified ranges, it will cause the output signal distorted.

The output of the EL5171 and EL5371 can swing from -3.9V to +3.9V at 1kΩ differential load at ±5V supply. As the load resistance becomes lower, the output swing is reduced.

Differential and Common Mode Gain Settings

For EL5171, since the I_N- pin and REF pin are bounded together as the REF pin in an 8-pin package, the signal at the REF pin is part of the common mode signal and also part of the differential mode signal. For the true balance differential outputs, the REF pin must be tired to the same bias level as the I_N+ pin. For a ±5V supply, just tire the REF pin to GND if the I_N+ pin is biased at 0V with a 50Ω or 75Ω termination resistor. For a single supply application, if the I_N+ is biased to half of the rail, the REF pin should be biased to half of the rail also.

The gain setting for EL5171 is:

$$V_{ODM} = V_{IN}+ \times \left(1 + \frac{R_{F1} + R_{F2}}{R_G}\right)$$

$$V_{ODM} = V_{IN}+ \times \left(1 + \frac{2R_F}{R_G}\right)$$

$$V_{OCM} = V_{REF} = 0V$$

Where:

- V_{REF} = 0V
- $R_{F1} = R_{F2} = R_F$

EL5371 has a separate I_N- pin and REF pin. It can be used as a single/differential ended to differential converter. The voltage applied at REF pin can set the output common mode voltage and the gain is one.

The gain setting for EL5371 is:

$$V_{ODM} = (V_{IN}+ - V_{IN}-) \times \left(1 + \frac{R_{F1} + R_{F2}}{R_G}\right)$$

$$V_{ODM} = (V_{IN}+ - V_{IN}-) \times \left(1 + \frac{2R_F}{R_G}\right)$$

$$V_{OCM} = V_{REF}$$

Where:

- $R_{F1} = R_{F2} = R_F$



FIGURE 24.

Choice of Feedback Resistor and Gain Bandwidth Product

For applications that require a gain of +1, no feedback resistor is required. Just short the OUT+ pin to FBP pin and OUT- pin to FBN pin. For gains greater than +1, the feedback resistor forms a pole with the parasitic capacitance at the inverting input. As this pole becomes smaller, the amplifier's phase margin is reduced. This causes ringing in the time domain and peaking in the frequency domain. Therefore, R_F has some maximum value that should not be exceeded for optimum performance. If a large value of R_F must be used, a small capacitor in the few Pico farad range in parallel with R_F can help to reduce the ringing and peaking at the expense of reducing the bandwidth.

The bandwidth of the EL5171 and EL5371 depends on the load and the feedback network. R_F and R_G appear in parallel with the load for gains other than +1. As this combination gets smaller, the bandwidth falls off. Consequently, R_F also has a minimum value that should not be exceeded for optimum bandwidth performance. For gain of +1, $R_F = 0$ is optimum. For the gains other than +1, optimum response is obtained with R_F between 500Ω to 1kΩ.

The EL5171 and EL5371 have a gain bandwidth product of 100MHz for R_{LD} = 1kΩ. For gains ≥5, its bandwidth can be predicted by the following equation:

$$Gain \times BW = 100MHz$$

Driving Capacitive Loads and Cables

The EL5171 and EL5371 can drive 50pF differential capacitor in parallel with 1kΩ differential load with less than 5dB of peaking at gain of +1. If less peaking is desired in applications, a small series resistor (usually between 5Ω to 50Ω) can be placed in series with each output to eliminate most peaking. However, this will reduce the gain slightly. If the gain setting is greater than 1, the gain resistor R_G can then be chosen to make up for any gain loss which may be created by the additional series resistor at the output.

When used as a cable driver, double termination is always recommended for reflection-free performance. For those applications, a back-termination series resistor at the amplifier's output will isolate the amplifier from the cable and allow extensive capacitive drive. However, other applications may have high capacitive loads without a back-termination resistor. Again, a small series resistor at the output can help to reduce peaking.

Disable/Power-Down (for EL5371 only)

The EL5371 can be disabled and placed its outputs in a high impedance state. The turn off time is about 0.95µs and the turn on time is about 215ns. When disabled, the amplifier's supply current is reduced to 1.7µA for I_S+ and 120µA for I_S- typically, thereby effectively eliminating the power consumption. The amplifier's power down can be controlled by standard CMOS signal levels at the ENABLE pin. The applied logic signal is relative to V_S+ pin. Letting the $\overline{EN}$ pin float or applying a signal that is less than 1.5V below V_S+ will enable the amplifier. The amplifier will be disabled when the signal at $\overline{EN}$ pin is above V_S+ - 0.5V.

Output Drive Capability

The EL5171 and EL5371 have internal short circuit protection. Its typical short circuit current is ±90mA for EL5171 and ±70mA for EL5371. If the output is shorted indefinitely, the power dissipation could easily increase such that the part will be destroyed. Maximum reliability is maintained if the output current never exceeds ±60mA. This limit is set by the design of the internal metal interconnections.

Power Dissipation

With the high output drive capability of the EL5171 and EL5371. It is possible to exceed the 135°C absolute maximum junction temperature under certain load current conditions. Therefore, it is important to calculate the maximum junction temperature for the application to determine if the load conditions or package types need to be modified for the amplifier to remain in the safe operating area.

The maximum power dissipation allowed in a package is determined according to:

$$PD_{MAX} = \frac{T_{JMAX} - T_{AMAX}}{\Theta_{JA}}$$

Where:

- T_{JMAX} = Maximum junction temperature
- T_{AMAX} = Maximum ambient temperature
- θ_{JA} = Thermal resistance of the package

The maximum power dissipation actually produced by an IC is the total quiescent supply current times the total power supply voltage, plus the power in the IC due to the load, or:

$$PD = i \times \left(V_S \times I_{SMAX} + V_S \times \frac{\Delta V_O}{R_{LD}} \right)$$

Where:

- V_S = Total supply voltage
- I_{SMAX} = Maximum quiescent supply current per channel
- ΔV_O = Maximum differential output voltage of the application
- R_{LD} = Differential load resistance
- I_{LOAD} = Load current
- i = Number of channels

By setting the two PD_{MAX} equations equal to each other, we can solve the output current and R_{LD} to avoid the device overheat.

Power Supply Bypassing and Printed Circuit Board Layout

As with any high frequency device, a good printed circuit board layout is necessary for optimum performance. Lead lengths should be as sort as possible. The power supply pin must be well bypassed to reduce the risk of oscillation. For normal single supply operation, where the V_S- pin is connected to the ground plane, a single 4.7µF tantalum capacitor in parallel with a 0.1µF ceramic capacitor from V_S+ to GND will suffice. This same capacitor combination should be placed at each supply pin to ground if split supplies are to be used. In this case, the V_S- pin becomes the negative supply rail.

For good AC performance, parasitic capacitance should be kept to minimum. Use of wire wound resistors should be avoided because of their additional series inductance. Use of sockets should also be avoided if possible. Sockets add parasitic inductance and capacitance that can result in compromised performance. Minimizing parasitic capacitance at the amplifier's inverting input pin is very important. The feedback resistor should be placed very close to the inverting input pin. Strip line design techniques are recommended for the signal traces.

Typical Applications



FIGURE 25. TWISTED PAIR CABLE RECEIVER

As the signal is transmitted through a cable, the high frequency signal will be attenuated. One way to compensate this loss is to boost the high frequency gain at the receiver side.





$$\text{DC Gain} = 1 + \frac{2R_F}{R_G}$$

$$f_L \cong \frac{1}{2\pi R_G C_C}$$

$$(\text{HF})\text{Gain} = 1 + \frac{2R_F}{R_G \parallel R_{GC}}$$

$$f_H \cong \frac{1}{2\pi R_{GC} C_C}$$

FIGURE 26. TRANSMIT EQUALIZER

SO Package Outline Drawing







DIMENSION TABLE								
Symbol	SO-8	SO-14	SO16 (0.150")	SO16 (0.300") (SOL-16)	SO20 (SOL-20)	SO24 (SOL-24)	SO28 (SOL-28)	Tolerance
A	0.068	0.068	0.068	0.104	0.104	0.104	0.104	MAX.
A1	0.006	0.006	0.006	0.007	0.007	0.007	0.007	+/- 0.003
A2	0.057	0.057	0.057	0.092	0.092	0.092	0.092	+/- 0.002
b	0.017	0.017	0.017	0.017	0.017	0.017	0.017	+/- 0.003
c	0.009	0.009	0.009	0.011	0.011	0.011	0.011	+/- 0.001
D (1)(3)	0.193	0.341	0.390	0.406	0.504	0.606	0.704	+/- 0.004
E	0.236	0.236	0.236	0.406	0.406	0.406	0.406	+/- 0.008
E1 (2)(3)	0.154	0.154	0.154	0.295	0.295	0.295	0.295	+/- 0.004
e	0.050	0.050	0.050	0.050	0.050	0.050	0.050	Basic
L	0.025	0.025	0.025	0.030	0.030	0.030	0.030	+/- 0.009
L1	0.041	0.041	0.041	0.056	0.056	0.056	0.056	Basic
h	0.013	0.013	0.013	0.020	0.020	0.020	0.020	Reference
N	8	14	16	16	20	24	28	Reference

Drawing #: MDP0027 Rev: L Date: 2/15/01 Units: Inches JEDEC Reg: MS-012/013	PACKAGE OUTLINE DRAWING SMALL OUTLINE (SO) PACKAGE FAMILY élantec Semiconductor, Inc. HIGH PERFORMANCE ANALOG INTEGRATED CIRCUITS	Notes: (1) Plastic or metal protrusions of 0.006" maximum per side are not included. (2) Plastic interlead protrusions of 0.010" maximum per side are not included. (3) Dimensions "D" and "E1" are measured at Datum Plane "H". (4) Dimensioning and tolerancing per ASME Y14.5M-1994.

MSOP Package Outline Drawing



DIMENSION TABLE			
Symbol	MSOP8	MSOP10	Tolerance
A	1.10	1.10	MAX.
A1	0.10	0.10	+/− 0.05
A2	0.86	0.86	+/− 0.09
D (1)(3)	3.00	3.00	+/− 0.10
E	4.90	4.90	+/− 0.15
E1 (2)(3)	3.00	3.00	+/− 0.10
L	0.55	0.55	+/− 0.15
L1	0.95	0.95	Basic
b	0.33	0.23	+0.07/−0.08
c	0.18	0.18	+/− 0.05
e	0.65	0.50	Basic
N	8	10	Reference

Notes:
(1) Plastic or metal protrusions of 0.15 mm maximum per side are not included.
(2) Plastic interlead protrusions of 0.25 mm maximum per side are not included.
(3) Dimensions "D" and "E1" are measured at Datum Plane "H".
(4) Dimensioning and tolerancing per ASME Y14.5M−1994.

Drawing #: MDP0043	PACKAGE OUTLINE DRAWING MINI SO PACKAGE (MSOP) PACKAGE FAMILY
Rev: C	
Date: 6/14/99	
Units: mm	élantec Semiconductor, Inc. HIGH PERFORMANCE ANALOG INTEGRATED CIRCUITS
JEDEC Reg: MO−187	

QSOP Package Outline Drawing



DIMENSION TABLE				
Symbol	QSOP16	QSOP24	QSOP28	Tolerance
A	0.068	0.068	0.068	MAX.
A1	0.006	0.006	0.006	+/− 0.002
A2	0.056	0.056	0.056	+/− 0.004
D (1)(3)	0.193	0.341	0.390	+/− 0.004
E	0.236	0.236	0.236	+/− 0.008
E1 (2)(3)	0.154	0.154	0.154	+/− 0.004
L	0.025	0.025	0.025	+/− 0.009
L1	0.041	0.041	0.041	Basic
b	0.010	0.010	0.010	+/− 0.002
c	0.008	0.008	0.008	+/− 0.001
e	0.025	0.025	0.025	Basic
N	16	24	28	Reference

Drawing #: MDP0040	PACKAGE OUTLINE DRAWING
Rev: E	QSOP – 0.150" NARROW BODY PACKAGE
Date: 3/19/01	
Units: Inches	élantec Semiconductor, Inc.
JEDEC Reg: MO-137	HIGH PERFORMANCE ANALOG INTEGRATED CIRCUITS

Notes:
(1) Plastic or metal protrusions of 0.006" maximum per side are not included.
(2) Plastic interlead protrusions of 0.010" maximum per side are not included.
(3) Dimensions "D" and "E1" are measured at Datum Plane "H".
(4) Dimensioning and tolerancing per ASME Y14.5M–1994.

NOTE: The package drawing shown here may not be the latest version. To check the latest revision, please refer to the Intersil website at http://www.intersil.com/design/packages/index.asp