

Data Sheet

#### July 12, 2006

# Monolithic 600mA Step-Down Regulator with Low Quiescent Current

intercil

The ISL8010 is a synchronous, integrated FET 600mA stepdown regulator with internal compensation. It operates with an input voltage range from 2.5V to 5.5V, which accommodates supplies of 3.3V, 5V, or a Li-Ion battery source. The output can be externally set from 0.8V to V<sub>IN</sub> with a resistive divider.

The ISL8010 features automatic PFM/PWM mode control, or PWM mode only. The PWM frequency is typically 1.4MHz and can be synchronized up to 12MHz. The typical no load quiescent current is only 120 $\mu$ A. Additional features include a Power-Good output, <1 $\mu$ A shutdown current, short-circuit protection, and over-temperature protection.

The ISL8010 is available in the 10 Ld MSOP package, making the entire converter occupy less than  $0.18in^2$  of PCB area with components on one side only. The 10 Ld MSOP package is specified for operation over the full -40°C to +85°C temperature range.

-				
PART NUMBER	PART MARKING	TAPE & REEL	PACKAGE	PKG. DWG. #
ISL8010IUZ (Note)	8010Z	-	10 Ld MSOP (Pb-free)	MDP0043
ISL8010IUZ-T7 (Note)	8010Z	7"	10 Ld MSOP (Pb-free)	MDP0043
ISL8010IUZ-T13 (Note)	8010Z	13"	10 Ld MSOP (Pb-free)	MDP0043

**Ordering Information** 

NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

#### Pinout

ISL8010 (10 LD MSOP) TOP VIEW					
1	SGND	FB	10		
2	PGND	vo	9		
3	LX	PG	8		
4	VIN	EN	7		
5	VDD	SYNC	6		

#### Features


- Less than 0.18in<sup>2</sup> footprint for the complete 600mA converter
- Components on one side of PCB
- Max height 1.1mm MSOP10
- Power-Good (PG) output
- · Internally-compensated voltage mode controller
- Up to 95% efficiency
- <1µA shutdown current
- 120µA quiescent current
- · Hiccup mode overcurrent and over-temperature protection
- External synchronizable up to 12MHz
- · Pb-free plus anneal available (RoHS compliant)

#### Applications

- · PDA and pocket PC computers
- · Bar code readers
- Cellular phones
- · Portable test equipment
- · Li-Ion battery powered devices
- Small form factor (SFP) modules

#### Typical Application Diagram

ISL8010 TOP VIEW



 $* V_0 = 0.8V * (1 + R_1 / R_2)$ 

#### CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. 1-888-INTERSIL or 1-888-468-3774 | Intersil (and design) is a registered trademark of Intersil Americas Inc. Copyright Intersil Americas Inc. 2005, 2006. All Rights Reserved

All other trademarks mentioned are the property of their respective owners.

1

#### Absolute Maximum Ratings $(T_A = 25^{\circ}C)$

V <sub>IN</sub> , V <sub>DD</sub> , PG to SGND	
LX to PGND	0.3V to (V <sub>IN</sub> + +0.3V)
SYNC, EN, V <sub>O</sub> , FB to SGND	0.3V to (V <sub>IN</sub> + +0.3V)
PGND to SGND	
Peak Output Current	

#### **Thermal Information**

Thermal Resistance (Typical)	$\theta_{JA}$ (°C/W)
MSOP10 Package (Note 1)	. 130
Operating Ambient Temperature	40°C to +85°C
Storage Temperature6	5°C to +150°C
Junction Temperature	+125°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1.  $\theta_{JA}$  is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typ values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore:  $T_J = T_C = T_A$ 


#### 

PARAMETER	DESCRIPTION	CONDITIONS	MIN	ТҮР	MAX	UNIT		
DC CHARACTE	RISTICS							
V <sub>FB</sub>	Feedback Input Voltage	PWM Mode	790	800	810	mV		
I <sub>FB</sub>	Feedback Input Current				100	nA		
V <sub>IN</sub> , V <sub>DD</sub>	Input Voltage		2.5		5.5	V		
V <sub>IN,OFF</sub>	Minimum Voltage for Shutdown	V <sub>IN</sub> falling, T <sub>A</sub> = 25°C only	2		2.2	V		
V <sub>IN,ON</sub>	Maximum Voltage for Start-up	V <sub>IN</sub> rising, T <sub>A</sub> = 25°C only	2.2		2.4	V		
I <sub>S</sub>	Input Supply Quiescent Current							
	Active - PFM Mode	V <sub>SYNC</sub> = 0V		120	145	μA		
	Active - PWM Mode	V <sub>SYNC</sub> = 3.3V		6.5	7.5	mA		
I <sub>DD</sub>	Supply Current	PWM, V <sub>IN</sub> = V <sub>DD</sub> = 5V		400	500	μA		
		EN = 0, V <sub>IN</sub> = V <sub>DD</sub> = 5V		0.1	3	μA		
R <sub>DS(ON)</sub> -PMOS	PMOS FET Resistance	V <sub>DD</sub> = 5V, T <sub>A</sub> = 25°C		70	100	mΩ		
R <sub>DS(ON)-NMOS</sub>	NMOS FET Resistance	V <sub>DD</sub> = 5V, T <sub>A</sub> = 25°C		45	75	mΩ		
I <sub>LMAX</sub>	Current Limit			1.2		А		
T <sub>OT,OFF</sub>	Over-temperature Threshold	T rising		145		°C		
T <sub>OT,ON</sub>	Over-temperature Hysteresis	T falling		130		°C		
I <sub>EN</sub> , I <sub>SYNC</sub>	EN, SYNC Current	$V_{EN}$ , $V_{RSI}$ = 0V and 3.3V	-1		1	μA		
V <sub>EN1</sub> , V <sub>SYNC1</sub>	EN, SYNC Rising Threshold	V <sub>DD</sub> = 3.3V			2.4	V		
V <sub>EN2</sub> , V <sub>SYNC2</sub>	EN, SYNC Falling Threshold	V <sub>DD</sub> = 3.3V	0.8			V		
V <sub>PG</sub>	Minimum $V_{FB}$ for PG, WRT Targeted $V_{FB}$ Value	V <sub>FB</sub> rising			95	%		
		V <sub>FB</sub> falling	86			%		
V <sub>OLPG</sub>	PG Voltage Drop	I <sub>SINK</sub> = 3.3mA		35	70	mV		
AC CHARACTE	RISTICS	1	,		1	L		
F <sub>PWM</sub>	PWM Switching Frequency		1.25	1.4	1.6	MHz		
tss	Soft-start Time			650		μs		

## **Pin Descriptions**

PIN NUMBER	PIN NAME	PIN FUNCTION	
1	SGND	Negative supply for the controller stage	
2	PGND	Negative supply for the power stage	
3	LX	Inductor drive pin; high current digital output with average voltage equal to the regulator output voltage	
4	VIN	Positive supply for the power stage	
5	VDD	Power supply for the controller stage	
6	SYNC	SYNC input pin; when connected to HI, regulator runs at forced PWM mode; when connected to Low, a PFM/PWM mode; when connected to external sync signal, at external PWM frequency up to 12MHz	
7	EN	Enable	
8	PG	Power-Good open drain output	
9	VO	Output voltage sense	
10	FB	Voltage feedback input; connected to an external resistor divider between $V_{O}$ and SGND for variable output	

# Block Diagram



#### Performance Curves and Waveforms

All waveforms are taken at VIN = 3.3V, VO = 1.8V, IO = 600mA with component values shown on page 1 at room ambient temperature, unless otherwise noted.




FIGURE 1. EFFICIENCY vs IO (PFM/PWM MODE)




FIGURE 2. EFFICIENCY vs IO (PWM MODE)





FIGURE 3. EFFICIENCY vs IO (PFM/FWM MODE)









FIGURE 4. EFFICIENCY vs IO (PWM MODE)



All waveforms are taken at  $V_{IN}$  = 3.3V,  $V_O$  = 1.8V,  $I_O$  = 600mA with component values shown on page 1 at room ambient temperature, unless otherwise noted.




FIGURE 7. PWM MODE LOAD/LINE REGULATIONS vs JUNCTION TEMPERATURE




FIGURE 8. NO LOAD QUIESCENT CURRENT (PWM MODE)






FIGURE 9. NO LOAD QUIESCENT CURRENT (PFM MODE)



All waveforms are taken at  $V_{IN}$  = 3.3V,  $V_O$  = 1.8V,  $I_O$  = 600mA with component values shown on page 1 at room ambient temperature, unless otherwise noted.



2µs/DIV






FIGURE 13. PWM STEADY-STATE OPERATION (IO = 600mA)




FIGURE 14. EXTERNAL SYNCHRONIZATION TO 2MHz

LeCro

₹₩₩₩₩₩₩₩₩₩₩

1 50 µs 200 mA 2 50 µs 100






FIGURE 15. EXTERNAL SYNCHRONIZATION TO 12MHz







6

100µs/DIV


intersil


l<sub>O</sub> (200mA/DIV)

∆V<sub>O</sub> (100mV/DIV)

О АШТО

All waveforms are taken at  $V_{IN}$  = 3.3V,  $V_O$  = 1.8V,  $I_O$  = 600mA with component values shown on page 1 at room ambient temperature, unless otherwise noted.








FIGURE 20. LOAD REGULATION (PWM MODE)




FIGURE 22. PFM-PWM TRANSITION TIME






FIGURE 19. EFFICIENCY vs IO (PWM MODE)









All waveforms are taken at  $V_{IN}$  = 3.3V,  $V_O$  = 1.8V,  $I_O$  = 600mA with component values shown on page 1 at room ambient temperature, unless otherwise noted.




FIGURE 24. PFM-PWM TRANSITION




FIGURE 26. PFM TO PWM TRANSITION




FIGURE 28. OVERCURRENT SHUTDOWN




FIGURE 25. PFM-PWM LOAD TRANSIENT





FIGURE 27. PWM TO PFM TRANSITION



# Applications Information

#### **Product Description**

The ISL8010 is a synchronous, integrated FET 600mA stepdown regulator which operates from an input of 2.5V to 5.5V. The output voltage is user-adjustable with a pair of external resistors.

When the load is very light, the regulator automatically operates in the PFM mode, thus achieving high efficiency at light load (>70% for 1mA load). When the load increases, the regulator automatically switches over to a voltage-mode PWM operating at nominal 1.4MHz switching frequency. The efficiency is up to 95%.

It can also operate in a fixed PWM mode or be synchronized to an external clock up to 12MHz for improved EMI performance.

#### **PFM Operation**

The heart of the ISL8010 regulator is the automatic PFM/PWM controller.

If the SYNC pin is connected to ground, the regulator operates automatically in either the PFM or PWM mode, depending on load. When the SYNC pin is connected to  $V_{IN}$ , the regulator operates in the fixed PWM mode. When the pin is connected to an external clock ranging from 1.6MHz to 12MHz, the regulator is in the fixed PWM mode and synchronized to the external clock frequency.

In the automatic PFM/PWM operation, when the load is light, the regulator operates in the PFM mode to achieve high efficiency. The top P-channel MOSFET is turned on first. The inductor current increases linearly to a preset value before it is turned off. Then the bottom N-channel MOSFET turns on, and the inductor current linearly decreases to zero current. The N-channel MOSFET is then turned off, and an anti-ringing MOSFET is turned on to clamp the LX pin to VO. Both MOSFETs remain off until VFB drops below the internal reference voltage of 0.8V. The inductor current looks like triangular pulses. The frequency of the pulses is mainly a function of output current. The higher the load, the higher the frequency of the pulses until the inductor current becomes continuous. At this point, the controller automatically changes to PWM operation.

When the controller transitions to PWM mode, there can be a perturbation to the output voltage. This perturbation is due to the inherent behavior of switching converters when transitioning between two control loops. To reduce this effect, it is recommended to use the phase-lead capacitor  $(C_4)$  shown in the Typical Application Diagram on page 1. This capacitor allows the PWM loop to respond more quickly to this type of perturbation. To properly size  $C_4$ , refer to the Component Selection section.

#### **PWM Operation**

The regulator operates the same way in the forced PWM or synchronized PWM mode. In this mode, the inductor current is always continuous and does not stay at zero.

In this mode, the P-channel MOSFET and N-channel MOSFET always operate complementary. When the P-channel MOSFET is on and the N-channel MOSFET off, the inductor current increases linearly. The input energy is transferred to the output and also stored in the inductor. When the P-channel MOSFET is off and the N-channel MOSFET on, the inductor current decreases linearly, and energy is transferred from the inductor to the output. Hence, the average current through the inductor is the output current. Since the inductor and the output capacitor act as a low pass filter, the duty cycle ratio is approximately equal to  $V_{\rm O}$  divided by  $V_{\rm IN}$ .

The output LC filter has a second order effect. To maintain the stability of the converter, the overall controller must be compensated. This is done with the fixed internally compensated error amplifier and the PWM compensator. Because the compensations are fixed, the values of input and output capacitors are  $10\mu$ F to  $22\mu$ F ceramic and inductor is  $1.5\mu$ H to  $2.2\mu$ H.

#### Forced PWM Mode/SYNC Input

Pulling the SYNC pin HI (>2.5V) forces the converter into PWM mode in the next switching cycle regardless of output current. The duration of the transition varies depending on the output current. Figures 22 and 23 (under two different loading conditions) show the device goes from PFM to PWM mode.

Note: In forced PWM mode, the IC will continue to start-up in PFM mode to support pre-biased load applications.

#### Start-Up and Shutdown

When the EN pin is tied to  $V_{IN}$ , and  $V_{IN}$  reaches approximately 2.4V, the regulator begins to switch. The inductor current limit is gradually increased to ensure proper soft-start operation.

When the EN pin is connected to a logic low, the ISL8010 is in the shutdown mode. All the control circuitry and both MOSFETs are off, and  $V_{OUT}$  falls to zero. In this mode, the total input current is less than 1µA.

When the EN reaches logic HI, the regulator repeats the start-up procedure, including the soft-start function.

#### Current Limit and Short-Circuit Protection

The current limit is set at about 1.2A for the PMOS. When a short-circuit occurs in the load, the preset current limit restricts the amount of current available to the output, which causes the output voltage to drop as load demand increases. When the output voltage drops 30mV below the reference voltage, the converter will shutdown for a period of time, approximated by Equation 1, and then restart. If the overcurrent condition still exists, it will repeat the shutdown-

wait-restart event. This is called a "hiccup" event. The average power dissipation is reduced, thereby reducing the likelihood of damage current and thermal conditions in the IC.

$$t \text{HICCUP} \approx \left(\frac{700 \, \mu \cdot \text{V}_{\text{IN}}}{3} + 216 \, \mu\right) \tag{EQ. 1}$$

#### Thermal Shutdown

Once the junction reaches about 145°C, the regulator shuts down. Both the P-channel and the N-channel MOSFETs turn off. The output voltage will drop to zero. With the output MOSFETs turned off, the regulator will cool down. Once the junction temperature drops to about 130°C, the regulator will perform a normal restart.

#### Thermal Performance

The ISL8010 is available in a fused-lead MSOP10. Compared with regular MSOP10 package, the fused-lead package provides lower thermal resistance. The  $\theta_{JA}$  is 100°C/W on a 4-layer board and 125°C/W on 2-layer board. Maximizing the copper area around the pins will further improve the thermal performance.

#### Power Good Output

The PG (pin 8) output is used to indicate when the output voltage is properly regulating at the desired set point. It is an open-drain output that should be tied to VIN or VCC through a 100k $\Omega$  resistor. If no faults are detected, EN is high, and the output voltage is within ~5% of regulation, the PG pin will be allowed to go high. Otherwise, the open-drain NMOS will pull PG low.

#### **Output Voltage Selection**

Users can set the output voltage of the variable version with a resister divider, which can be chosen based on the following formula:

$$V_{O} = 0.8 \times \left(1 + \frac{R_2}{R_1}\right)$$

#### **Component Selection**

Because of the fixed internal compensation, the component choice is relatively narrow. For a regulator with fixed output voltage, only two capacitors and one inductor are required. It is recommended to use between  $10\mu$ F and  $22\mu$ F multilayer ceramic capacitors with X5R or X7R rating for both the input and output capacitors, and  $1.5\mu$ H to  $2.2\mu$ H for the inductor.

The RMS current present at the input capacitor is decided by the following formula:

$$I_{\text{INRMS}} = \frac{\sqrt{V_{\text{O}} \times (V_{\text{IN}} - V_{\text{O}})}}{V_{\text{IN}}} \times I_{\text{O}}$$

This is about half of the output current  $I_O$  for all the  $V_O$ . This input capacitor must be able to handle this current.

The inductor peak-to-peak ripple current is given as:

$$\Delta I_{\rm IL} = \frac{(V_{\rm IN} - V_{\rm O}) \times V_{\rm O}}{L \times V_{\rm IN} \times f_{\rm S}}$$

L is the inductance

f<sub>S</sub> the switching frequency (nominally 1.4MHz)

The inductor must be able to handle  $I_O$  for the RMS load current, and to assure that the inductor is reliable, it must handle the 2A surge current that can occur during a current limit condition.

In addition to decoupling capacitors and inductor value, it is important to properly size the phase-lead capacitor  $C_4$  (Refer to the Typical Application Diagram). The phase-lead capacitor creates additional phase margin in the control loop by generating a zero and a pole in the transfer function. As a general rule of thumb,  $C_4$  should be sized to start the phase-lead at a frequency of ~2.5kHz. The zero will always appear at lower frequency than the pole and follow the equation below:

$$f_{Z} = \frac{1}{2\pi R_2 C_4}$$

Over a normal range of R<sub>2</sub> (~10-100k), C<sub>4</sub> will range from ~470-4700pF. The pole frequency cannot be set once the zero frequency is chosen as it is dictated by the ratio of R<sub>1</sub> and R<sub>2</sub>, which is solely determined by the desired output set point. The equation below shows the pole frequency relationship:

$$f_{\mathsf{P}} = \frac{1}{2\pi(\mathsf{R}_1||\mathsf{R}_2)\mathsf{C}_4}$$


#### Layout Considerations


The layout is very important for the converter to function properly. The following PC layout guidelines should be followed:


- Separate the Power Ground (↓) and Signal Ground (↓); connect them only at one point right at the pins
- 2. Place the input capacitor as close to  $\mathsf{V}_{\text{IN}}$  and PGND pins as possible
- 3. Make the following PC traces as small as possible:
- 4. from LX pin to L
- 5. from C<sub>O</sub> to PGND
- 6. If used, connect the trace from the FB pin to  ${\sf R}_1$  and  ${\sf R}_2$  as close as possible
- 7. Maximize the copper area around the PGND pin
- 8. Place several via holes under the chip to additional ground plane to improve heat dissipation


The demo board is a good example of layout based on this outline. Please refer to the ISL8010 Application Brief.

# Mini SO Package Family (MSOP)









#### MDP0043

MINI SO PACKAGE FAMILY

SYMBOL MSOP8 MSOP10 TOLERANCE NOTES					
SYMBOL	MSOP8	MSOP10	IULERANCE	NUTES	
A	1.10	1.10	Max.	-	
A1	0.10	0.10	±0.05	-	
A2	0.86	0.86	±0.09	-	
b	0.33	0.23	+0.07/-0.08	-	
с	0.18	0.18	±0.05	-	
D	3.00	3.00	±0.10	1, 3	
E	4.90	4.90	±0.15	-	
E1	3.00	3.00	±0.10	2, 3	
е	0.65	0.50	Basic	-	
L	0.55	0.55	±0.15	-	
L1	0.95	0.95	Basic	-	
N	8	10	Reference	-	

#### NOTES:

#### Rev. C 6/99

1. Plastic or metal protrusions of 0.15mm maximum per side are not included.

2. Plastic interlead protrusions of 0.25mm maximum per side are not included.

- 3. Dimensions "D" and "E1" are measured at Datum Plane "H".
- 4. Dimensioning and tolerancing per ASME Y14.5M-1994.

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

