

ACTS161MS

Radiation Hardened 4-Bit Synchronous Counter

January 1996

Features

- Devices QML Qualified in Accordance with MIL-PRF-38535
- Detailed Electrical and Screening Requirements are Contained in SMD# 5962-96716 and Intersil's QM Plan
- 1.25 Micron Radiation Hardened SOS CMOS
- Total Dose>300K RAD (Si)
- Single Event Upset (SEU) Immunity: <1 x 10⁻¹⁰ Errors/Bit/Day (Typ)

- Dose Rate Survivability.....>10¹² RAD (Si)/s, 20ns Pulse
- Latch-Up Free Under Any Conditions
- Military Temperature Range -55°C to +125°C
- Significant Power Reduction Compared to ALSTTL Logic
- DC Operating Voltage Range 4.5V to 5.5V
- Input Logic Levels
 - VIL = 0.8V Max
 - VIH = VCC/2 Min
- Input Current ≤ 1μA at VOL, VOH
- Fast Propagation Delay 25ns (Max), 16ns (Typ)

Description

The Intersil ACTS161MS is a Radiation Hardened 4-Bit Binary Synchronous Counter, featuring asynchronous reset and load ahead carry logic. The $\overline{\text{MR}}$ is an active low master reset. $\overline{\text{SPE}}$ is an active low Synchronous Parallel Enable which disables counting and allows data at the preset inputs (P0 - P3) to load the counter. CP is the positive edge clock. TC is the terminal count or carry output. Both TE and PE must be high for counting to occur, but are irrelevant to loading. TE low will keep TC low.


The ACTS161MS utilizes advanced CMOS/SOS technology to achieve high-speed operation. This device is a member of a radiation hardened, high-speed, CMOS/SOS Logic family.

The ACTS161MS is supplied in a 16 lead Ceramic Flatpack (K suffix) or a Ceramic Dual-In-Line Package (D suffix).


Pinouts

16 PIN CERAMIC DUAL-IN-LINE MIL-STD-1835, DESIGNATOR CDIP2-T16, LEAD FINISH C

TOP VIEW




16 PIN CERAMIC FLATPACK
MIL-STD-1835, DESIGNATOR CDFP4-F16,
LEAD FINISH C
TOP VIEW



Ordering Information

PART NUMBER	TEMPERATURE RANGE	SCREENING LEVEL	PACKAGE
5962F9671601VEC	-55°C to +125°C	MIL-PRF-38535 Class V	16 Lead SBDIP
5962F9671601VXC	-55°C to +125°C	MIL-PRF-38535 Class V	16 Lead Ceramic Flatpack
ACTS161D/Sample	25°C	Sample	16 Lead SBDIP
ACTS161K/Sample	25°C	Sample	16 Lead Ceramic Flatpack
ACTS161HMSR	25°C	Die	Die

File Number 4095



TRUTH TABLE

	INPUTS					OUTPUTS		
OPERATING MODE	MR	СР	PE	TE	SPE	P _N	Q _N	тс
Reset (Clear)	L	Х	Х	Х	Х	Х	L	L
Parallel Load	Н		Х	Х	I	I	L	L
	Н		Х	Х	I	h	Н	(Note 1)
Count	Н		h	h	h (Note 3)	Х	count	(Note 1)
Inhibit	Н	Х	I (Note 2)	Х	h (Note 3)	Х	q_N	(Note 1)
	Н	Х	Х	I (Note 2)	h (Note 3)	Х	q_N	L

H = High Steady State, L = Low Steady State, h = High voltage level one setup time prior to the Low-to-High clock transition, I = Low voltage level one setup time prior to the Low-to-High clock transition, X = Don't Care,q = Lower case letters indicate the state of the referenced output prior to the Low-to-High clock transition, ____ = Low-to-High Transition.

NOTES:

- 1. The TC output is High when TE is High and the counter is at Terminal Count (HHHH).
- 2. The High-to-Low transition of PE or TE should only occur while CP is High for conventional operation.
- 3. The Low-to-High transition of SPE should only occur while CP is High for conventional operation.

Die Characteristics

DIE DIMENSIONS:

88 mils x 88 mils 2240mm x 2240mm

METALLIZATION:

Type: AlSi

Metal 1 Thickness: 7.125kÅ ±1.125kÅ Metal 2 Thickness: 9kÅ ±1kÅ

GLASSIVATION:

Type: SiO₂

Thickness: 8kÅ ±1kÅ


WORST CASE CURRENT DENSITY:

 $< 2.0 \times 10^5 \text{A/cm}^2$

BOND PAD SIZE:

110μm x 110μm 4.3 mils x 4.3 mils

Metallization Mask Layout



ACTS161MS

Sales Office Headqเ	iai ters		
	formation regarding Intersil Corporation and its pr	oducts, see web site http://www.intersil.com	
notice. Accordingly, the reader is cau and reliable. However, no responsibili may result from its use. No license is	tioned to verify that data sheets are current beforty is assumed by Intersil or its subsidiaries for its granted by implication or otherwise under any pa	to make changes in circuit design and/or specification are placing orders. Information furnished by Intersil is be use; nor for any infringements of patents or other rights tent or patent rights of Intersil or its subsidiaries.	elieved to be accura
		d and tested under ISO9000 quality system	

Intersil Corporation P. O. Box 883, Mail Stop 53-204 Melbourne, FL 32902 TEL: (321) 724-7000

FAX: (321) 724-7000 FAX: (321) 724-7240 Intersil SA Mercure Center 100, Rue de la Fusee 1130 Brussels, Belgium TEL: (32) 2.724.2111 FAX: (32) 2.724.22.05

Intersil (Taiwan) Ltd.
Taiwan Limited
7F-6, No. 101 Fu Hsing North Road
Taipei, Taiwan
Republic of China

TEL: (886) 2 2716 9310 FAX: (886) 2 2715 3029