

3875081 G E SOLID STATE

01E 11042 D

J108-J110
N-Channel JFET Switch
J108-J110 FEATURES

- Low Cost
- Automated Insertion Package
- Low Insertion Loss
- No Offset or Error Voltages Generated by Closed Switch
 - Purely Resistive
 - High Isolation Resistance from Driver
- Fast Switching
- Low Noise

ABSOLUTE MAXIMUM RATINGS

($T_A = 25^\circ\text{C}$ unless otherwise noted)	
Gate-Drain or Gate-Source Voltage	-25V
Gate Current	50mA
Storage Temperature Range	-55°C to +150°C
Operating Temperature Range	-55°C to +135°C
Lead Temperature (Soldering, 10sec)	+300°C
Power Dissipation	360mW
Derate above 25°C	3.3mW/°C

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise specified)

Symbol	Parameter	Test Conditions	J108			J109			J110			Units
			Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
I_{GSS}	Gate Reverse Current (Note 1)	$V_{DS}=0V, V_{GS}=-15V$				-3			-3			-3 nA
$V_{GS(\text{off})}$	Gate-Source Cutoff Voltage	$V_{DS}=5V, I_D=1\mu\text{A}$	-3	-10	-2	-6	-0.5		-4			V
BV_{GSS}	Gate-Source Breakdown Voltage	$V_{DS}=0V, I_G=-1\mu\text{A}$	-25			-25			-25			
I_{DSS}	Drain Saturation Current (Note 2)	$V_{DS}=15V, V_{GS}=0V$	80			40			10			mA
$I_{D(\text{off})}$	Drain Cutoff Current (Note 1)	$V_{DS}=5V, V_{GS}=-10V$				3			3			3 nA
$r_{DS(\text{on})}$	Drain-Source ON Resistance	$V_{DS}\leq 0.1V, V_{GS}=0V$				8			12			18 Ω
$C_{dg(\text{off})}$	Drain-Gate OFF Capacitance	$V_{DS}=0V, V_{GS}=-10V$				15			15			15 pF
$C_{sg(\text{off})}$	Source-Gate OFF Capacitance	$V_{DS}=0V, V_{GS}=0$ (Note 3)	$f=1\text{MHz}$			15			15			15 pF
$C_{dg(\text{on})} + C_{sg(\text{on})}$	Drain-Gate Plus Source-Gate ON Capacitance					85			85			85 pF
$t_{d(on)}$	Turn ON Delay Time			Switching Time Test Conditions (Note 3)		4			4			4 ns
t_r	Rise Time					1			1			1 ns
$t_{d(off)}$	Turn OFF Delay Time	$V_{DD}=1.5V, V_{GS(\text{off})}=-12V$	$V_L=150\Omega$	J108	J109	J110						
t_f	Fall Time	$V_{GS(\text{off})}=-7V$	$R_L=150\Omega$	6		6			6			ns
		$V_{GS(\text{off})}=-5V$										
		$V_{GS(\text{off})}=30V$										

NOTE 1: Approximately doubles for every 10°C increase in T_A .2: Pulse test duration = $300\mu\text{s}$; duty cycle $\leq 3\%$.

3: For design reference only, not 100% tested.

INTERSIL'S SOLE AND EXCLUSIVE WARRANTY OBLIGATION WITH RESPECT TO THIS PRODUCT SHALL BE THAT STATED IN THE WARRANTY ARTICLE OF THE CONDITION OF SALE. THE WARRANTY SHALL BE EXCLUSIVE AND SHALL BE IN LIEU OF ALL OTHER WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR USE.

NOTE: All typical values have been characterized but are not tested.

10-90

 **INTERSIL**

T-35 - 25

APPLICATIONS

- Analog Switches
- Choppers
- Commutators
- Low-Noise Audio Amplifiers

PIN CONFIGURATION