

Data Sheet August 2004 FN6094.2

Ultra Low ON-Resistance, Low Voltage, Single Supply, Quad SPDT (Dual DPDT) Analog Switch

The Intersil ISL83699 device is a low ON-resistance, low voltage, bidirectional, Quad SPDT (Dual DPDT) analog switch designed to operate from a single +1.65V to +3.6V supply. Targeted applications include battery powered equipment that benefit from low on-resistance (0.26 Ω), and fast switching speeds (toN = 10ns, toFF = 7ns). The digital logic input is 1.8V logic-compatible when using a single +3V supply.

Cell phones, for example, often face ASIC functionality limitations. The number of analog input or GPIO pins may be limited and digital geometries are not well suited to analog switch performance. This family of parts may be used to "mux-in" additional functionality while reducing ASIC design risk. The ISL83699 is offered in small form factor packages, alleviating board space limitations.

The ISL83699 consists of four SPDT switches. It is configured as a dual double-pole/double-throw (DPDT) device with two logic control inputs that control two SPDT switches each. The configuration can be used as a dual differential 2-to-1 multiplexer/demultiplexer. The ISL83699 is pin compatible with the STG3699.

TABLE 1. FEATURES AT A GLANCE

	ISL83699			
Number of Switches	4			
SW	Quad SPDT (Dual DPDT)			
3.0V R _{ON}	0.26Ω			
3.0V t _{ON} /t _{OFF}	10ns/7ns			
1.8V R _{ON}	0.45Ω			
1.8V t _{ON} /t _{OFF}	18ns/10ns			
Packages	16Ld 3x3 QFN, 16Ld TSSOP			

Related Literature

- Technical Brief TB363 "Guidelines for Handling and Processing Moisture Sensitive Surface Mount Devices (SMDs)"
- Application Note AN557 "Recommended Test Procedures for Analog Switches"

Features

- Pb-Free Available as an Option (see Ordering Info)
- Drop in Replacement for the STG3699
- ON Resistance (R_{ON})

- V+ = +3.0V
• Ron Matching between Channels
• RON Flatness Across Signal Range
• Single Supply Operation +1.65V to +3.6V
Low Power Consumption (PD) <0.2 μW
Fast Switching Action
- t _{ON}


- · Guaranteed Break-Before-Make
- 1.8V Logic Compatible (+3V supply)
- Available in 16 lead 3x3 QFN and 16 lead TSSOP
- · ESD HBM Rating

Applications


- Battery Powered, Handheld, and Portable Equipment
 - Cellular/Mobile Phones
 - Pagers
 - Laptops, Notebooks, Palmtops
- · Portable Test and Measurement
- Medical Equipment
- Audio and Video Switching

Pinouts (Note 1)

ISL83699 (TSSOP) TOP VIEW



ISL83699 (3x3 QFN) TOP VIEW



NOTE:

1. Switches Shown for Logic "0" Input.

Truth Table

LOGIC	NC SW	NO SW
0	ON	OFF
1	OFF	ON

NOTE: Logic "0" \leq 0.5V. Logic "1" \geq 1.4V with a 3V supply.

Pin Descriptions

PIN	FUNCTION
V+	System Power Supply Input (+1.65V to +3.6V)
GND	Ground Connection
IN	Digital Control Input
COM	Analog Switch Common Pin
NO	Analog Switch Normally Open Pin
NC	Analog Switch Normally Closed Pin

Ordering Information

•			
PART NO. (BRAND)	TEMP. RANGE (°C)	PACKAGE	PKG. DWG.#
ISL83699IR (83699IR)	-40 to 85	16 Ld 3x3 QFN	L16.3x3
ISL83699IR-T (83699IR)	-40 to 85	16 Ld 3x3 QFN Tape and Reel	L16.3x3
ISL83699IV (83699IV)	-40 to 85	16 Ld TSSOP	M16.173
ISL83699IV-T (83699IV)	-40 to 85	16 Ld TSSOP Tape and Reel	M16.173
ISL83699IRZ (83699IR) (See Note)	-40 to 85	16 Ld 3x3 QFN (Pb-free)	L16.3x3
ISL83699IRZ-T (83699IR) (See Note)	-40 to 85	16 Ld 3x3 QFN Tape and Reel (Pb-free)	L16.3x3
ISL83699IVZ (83699IV) (See Note)	-40 to 85	16 Ld TSSOP (Pb-free)	M16.173
ISL83699IVZ-T (83699IV) (See Note)	-40 to 85	16 Ld TSSOP Tape and Reel (Pb-free)	M16.173

NOTE: Intersil Pb-free products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which is compatible with both SnPb and Pb-free soldering operations. Intersil Pb-Free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J Std-020B.

Absolute Maximum Ratings

Thermal Information

Thermal Resistance (Typical, Note 3) θ	_{JA} (°C/W)
16 Ld 3x3 QFN Package	75
16 Ld TSSOP Package	150
Maximum Junction Temperature (Plastic Package)	. 150°C
Maximum Storage Temperature Range65°C	to 150°C
Maximum Lead Temperature (Soldering 10s)	300°C
(Lead Tips Only)	

Operating Conditions

Temperature Range	
ISL83699IX	-40°C to 85°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTES:

- 2. Signals on NC, NO, IN, or COM exceeding V+ or GND are clamped by internal diodes. Limit forward diode current to maximum current ratings.
- 3. θ_{JA} is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.

Electrical Specifications - 3V Supply

Test Conditions: V+=+2.7V to +3.3V, GND = 0V, $V_{\mbox{INH}}=1.4V$, $V_{\mbox{INL}}=0.5V$ (Notes 4, 6), Unless Otherwise Specified

PARAMETER	TEST CONDITIONS	TEMP (°C)	(NOTE 5) MIN	TYP	(NOTE 5) MAX	UNITS
ANALOG SWITCH CHARACTERIS	STICS					
Analog Signal Range, V _{ANALOG}		Full	0	-	V+	V
ON Resistance, R _{ON}	$V+ = 2.7V$, $I_{COM} = 100$ mA, V_{NO} or $V_{NC} = 0V$ to $V+$,	25	-	0.3	0.4	Ω
	See Figure 5	Full	-	-	0.5	Ω
R _{ON} Matching Between Channels,	$V+ = 2.7V$, $I_{COM} = 100$ mA, V_{NO} or $V_{NC} = V$ oltage at	25	-	-	0.06	Ω
ΔR _{ON}	max R _{ON} , Note 9	Full	-	-	0.06	Ω
R _{ON} Flatness, R _{FLAT(ON)}	$V+ = 2.7V$, $I_{COM} = 100$ mA, V_{NO} or $V_{NC} = 0V$ to $V+$,	25	-	0.06	0.15	Ω
	te 7	Full	-	-	0.15	Ω
NO or NC OFF Leakage Current,	The state of the s	25	-3	-	3	nA
INO(OFF) or INC(OFF)		Full	-20	-	20	nA
COM ON Leakage Current,	$V+ = 3.3V$, $V_{COM} = 0.3V$, $3V$, or V_{NO} or $V_{NC} = 0.3V$, $3V$, or Floating	25	-4	-	4	nA
ICOM(ON)		Full	-45	-	45	nA
DYNAMIC CHARACTERISTICS			"		-	
Turn-ON Time, t _{ON}	$V + = 2.7V$, V_{NO} or $V_{NC} = 1.5V$, $R_L = 50\Omega$, $C_L = 35pF$,	25	-	11	17	ns
	See Figure 1, Note 8	Full	-	-	20	ns
Turn-OFF Time, t _{OFF}	$V+ = 2.7V$, V_{NO} or $V_{NC} = 1.5V$, $R_L = 50\Omega$, $C_L = 35pF$,	25	-	8	14	ns
	See Figure 1, Note 8	Full	-	-	17	ns
Break-Before-Make Time Delay, t _D	V+ = 3.3V, V $_{NO}$ or V $_{NC}$ = 1.5V, R $_{L}$ = 50 Ω , C $_{L}$ = 35pF, See Figure 3, Note 8	Full	2	3	-	ns
Charge Injection, Q	C_L = 1.0nF, V_G = 0V, R_G = 0 Ω , See Figure 2	25	-	-82	-	рC
OFF Isolation	$R_L = 50\Omega$, $C_L = 5pF$, $f = 100kHz$, $V_{COM} = 1V_{RMS}$, See Figure 4	25	-	68	-	dB
Crosstalk (Channel-to-Channel)	$R_L = 50\Omega$, $C_L = 5pF$, $f = 100kHz$, $V_{COM} = 1V_{RMS}$, See Figure 6	25	-	-98	-	dB
Total Harmonic Distortion	$f = 20$ Hz to 20 kHz, $V_{COM} = 2V_{P-P}$, $R_L = 600\Omega$	25	-	0.003	-	%

Electrical Specifications - 3V Supply

Test Conditions: V+=+2.7V to +3.3V, GND = 0V, $V_{INH}=1.4V$, $V_{INL}=0.5V$ (Notes 4, 6), Unless Otherwise Specified **(Continued)**

PARAMETER	TEST CONDITIONS	TEMP (°C)	(NOTE 5) MIN	TYP	(NOTE 5) MAX	UNITS
NO or NC OFF Capacitance, COFF	$f = 1MHz$, V_{NO} or $V_{NC} = V_{COM} = 0V$, See Figure 7	25	-	106	-	pF
COM ON Capacitance, C _{COM(ON)}	$f = 1MHz$, V_{NO} or $V_{NC} = V_{COM} = 0V$, See Figure 7	25	-	212	-	pF
POWER SUPPLY CHARACTERIST	rics	•	•	•	•	
Power Supply Range		Full	1.65		3.6	V
Positive Supply Current, I+	V+ = 3.6V, V _{IN} = 0V or V+	25	-	-	50	nA
		Full	-	-	750	nA
DIGITAL INPUT CHARACTERISTIC	CS CS					
Input Voltage Low, V _{INL}		Full	-	-	0.5	V
Input Voltage High, V _{INH}		Full	1.4	-	-	V
Input Current, I _{INH} , I _{INL}	V+ = 3.6V, V _{IN} = 0V or V+	Full	-0.5	-	0.5	μΑ

NOTES:

- 4. V_{IN} = input voltage to perform proper function.
- 5. The algebraic convention, whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
- 6. Parts are 100% tested at +25°C. Limits across the full temperature range are guaranteed by design and correlation.
- 7. Flatness is defined as the difference between maximum and minimum value of on-resistance over the specified analog signal range.
- 8. Guaranteed by design.
- 9. R_{ON} matching between channels is calculated by subtracting the channel with the highest max Ron value from the channel with lowest max Ron value, between NC1 and NC2, NC3 and NC4 or between NO1 and NO2, NO3 and NO4.

Electrical Specifications - 1.8V Supply

Test Conditions: V+ = +1.65V to +2V, GND = 0V, V_{INH} = 1.0V, V_{INL} = 0.4V (Notes 4, 6), Unless Otherwise Specified


PARAMETER	TEST CONDITIONS	TEMP (°C)	(NOTE 5) MIN	TYP	(NOTE 5) MAX	UNITS
ANALOG SWITCH CHARACTERIS	STICS					
Analog Signal Range, V _{ANALOG}		Full	0	-	V+	V
ON Resistance, R _{ON}	$V + = 1.8V$, $I_{COM} = 100$ mA, V_{NO} or $V_{NC} = 0V$ to $V +$,	25	-	0.45	0.8	Ω
	See Figure 5, Note 8	8 Full	-	-	0.8	Ω
NO or NC OFF Leakage Current,	$V+ = 2.0V$, $V_{COM} = 0.3V$, 1.8V, V_{NO} or $V_{NC} = 1.8V$,	25	-3	-	3	nA
INO(OFF) or INC(OFF)	0.3V	Full	-20	-	20	nA
COM ON Leakage Current,	V+ = 2.0V, V_{COM} = 0.3V, 1.8V, or V_{NO} or V_{NC} = 0.3V, 1.8V, or Floating	25	-4	-	4	nA
ICOM(ON)		Full	-45	-	45	nA
DYNAMIC CHARACTERISTICS						
Turn-ON Time, t _{ON}	$V+ = 1.65V$, V_{NO} or $V_{NC} = 1.0V$, $R_L = 50\Omega$, $C_L = 35pF$,	$PV, R_L = 50\Omega, C_L = 35pF,$ 25	-	18	23	ns
	See Figure 1, Note 8	Full	-	-	25	ns
Turn-OFF Time, t _{OFF}	$V+ = 1.65V$, V_{NO} or $V_{NC} = 1.0V$, $R_L = 50\Omega$, $C_L = 35pF$,	25	-	10	15	ns
	See Figure 1, Note 8	Full	-	-	18	ns
Break-Before-Make Time Delay, t _D	V+ = 2.0V, V_{NO} or V_{NC} = 1.0V, R_L = 50 Ω , C_L = 35pF, See Figure 3, Note 8	Full	2	5	-	ns
Charge Injection, Q	$C_L = 1.0$ nF, $V_G = 0$ V, $R_G = 0$ Ω, See Figure 2	25	-	-44	-	рС
OFF Isolation	$R_L = 50\Omega$, $C_L = 5pF$, $f = 100kHz$, $V_{COM} = 1V_{RMS}$, See Figure 4	25	-	68	-	dB

Electrical Specifications - 1.8V Supply


Test Conditions: V+=+1.65V to +2V, GND = 0V, $V_{INH}=1.0V$, $V_{INL}=0.4V$ (Notes 4, 6), Unless Otherwise Specified **(Continued)**

PARAMETER	TEST CONDITIONS	TEMP (°C)	(NOTE 5) MIN	TYP	(NOTE 5) MAX	UNITS
Crosstalk (Channel-to-Channel)	$R_L = 50\Omega$, $C_L = 5pF$, $f = 100kHz$, $V_{COM} = 1V_{RMS}$, See Figure 6	25	-	-98	-	dB
NO or NC OFF Capacitance, COFF	$f = 1MHz$, V_{NO} or $V_{NC} = V_{COM} = 0V$, See Figure 7	25	-	106	-	pF
COM ON Capacitance, C _{COM(ON)}	$f = 1MHz$, V_{NO} or $V_{NC} = V_{COM} = 0V$, See Figure 7	25	-	212	-	pF
POWER SUPPLY CHARACTERIST	rics					
Power Supply Range		Full	1.65		3.6	V
Positive Supply Current, I+	V+ = 3.6V, V _{IN} = 0V or V+	25	-	-	50	nA
		Full	-	-	750	nA
DIGITAL INPUT CHARACTERISTIC	CS CS		"			
Input Voltage Low, V _{INL}		Full	-	-	0.4	V
Input Voltage High, V _{INH}		Full	1.0	-	-	٧
Input Current, I _{INH} , I _{INL}	V+ = 2.0V, V _{IN} = 0V or V+	Full	-0.5	ı	0.5	μΑ

Test Circuits and Waveforms



Logic input waveform is inverted for switches that have the opposite logic sense.



Repeat test for all switches. C_L includes fixture and stray capacitance.

$$V_{OUT} = V_{(NO \text{ or NC})} \frac{R_L}{R_L + R_{(ON)}}$$

FIGURE 1B. TEST CIRCUIT

FIGURE 1A. MEASUREMENT POINTS

FIGURE 1. SWITCHING TIMES





FIGURE 2A. MEASUREMENT POINTS


V_G = NO or NC COM Vout Vout CL LOGIC INPUT

FIGURE 2B. TEST CIRCUIT

FIGURE 2. CHARGE INJECTION

Test Circuits and Waveforms (Continued)





C_L includes fixture and stray capacitance.

FIGURE 3A. MEASUREMENT POINTS

FIGURE 3B. TEST CIRCUIT

FIGURE 3. BREAK-BEFORE-MAKE TIME




FIGURE 4. OFF ISOLATION TEST CIRCUIT




FIGURE 5. R_{ON} TEST CIRCUIT




FIGURE 6. CROSSTALK TEST CIRCUIT




FIGURE 7. CAPACITANCE TEST CIRCUIT

Detailed Description

The ISL83699 is a bidirectional, dual double-pole/double-throw (DPDT) analog switch that offers precise switching capability from a single 1.65V to 3.6V supply with low on-resistance (0.26 Ω) and high speed operation (toN = 10ns, toFF = 7ns). The device is especially well suited for portable battery powered equipment due to its low operating supply voltage (1.65V), low power consumption (2.7 μ W max), low leakage currents (45nA max), and the tiny QFN and TSSOP packages. The ultra low on-resistance and Ron flatness provide very low insertion loss and distortion to applications that require signal reproduction.

Supply Sequencing and Overvoltage Protection

With any CMOS device, proper power supply sequencing is required to protect the device from excessive input currents which might permanently damage the IC. All I/O pins contain ESD protection diodes from the pin to V+ and to GND (see Figure 8). To prevent forward biasing these diodes, V+ must be applied before any input signals, and the input signal voltages must remain between V+ and GND. If these conditions cannot be guaranteed, then one of the following two protection methods should be employed.

Logic inputs can easily be protected by adding a $1k\Omega$ resistor in series with the input (see Figure 8). The resistor limits the input current below the threshold that produces permanent damage, and the sub-microamp input current produces an insignificant voltage drop during normal operation.

This method is not acceptable for the signal path inputs. Adding a series resistor to the switch input defeats the purpose of using a low R_{ON} switch, so two small signal diodes can be added in series with the supply pins to provide overvoltage protection for all pins (see Figure 8). These additional diodes limit the analog signal from 1V below V+ to 1V above GND. The low leakage current performance is unaffected by this approach, but the switch signal range is reduced and the resistance may increase, especially at low supply voltages.




FIGURE 8. OVERVOLTAGE PROTECTION

Power-Supply Considerations

The ISL83699 construction is typical of most single supply CMOS analog switches, in that they have two supply pins: V+ and GND. V+ and GND drive the internal CMOS switches and set their analog voltage limits. Unlike switches with a 4V maximum supply voltage, the ISL83699 4.7V maximum supply voltage provides plenty of room for the 10% tolerance of 3.6V supplies, as well as room for overshoot and noise spikes.

The minimum recommended supply voltage is 1.65V but the part will operate with a supply below 1.5V. It is important to note that the input signal range, switching times, and on-resistance degrade at lower supply voltages. Refer to the electrical specification tables and *Typical Performance* curves for details.

V+ and GND also power the internal logic and level shifters. The level shifters convert the input logic levels to switched V+ and GND signals to drive the analog switch gate terminals.

This family of switches cannot be operated with bipolar supplies, because the input switching point becomes negative in this configuration.

Logic-Level Thresholds

This switch family is 1.8V CMOS compatible (0.5V and 1.4V) over a supply range of 2.0V to 3.6V (see Figure 17). At 3.6V the V_{IH} level is about 1.27V. This is still below the 1.8V CMOS guaranteed high output minimum level of 1.4V, but noise margin is reduced.

The digital input stages draw supply current whenever the digital input voltage is not at one of the supply rails. Driving the digital input signals from GND to V+ with a fast transition time minimizes power dissipation.

High-Frequency Performance

In 50Ω systems, the signal response is reasonably flat even past 30MHz with a -3dB bandwidth of 104MHz (see Figure 15). The frequency response is very consistent over a wide V+ range, and for varying analog signal levels.

An OFF switch acts like a capacitor and passes higher frequencies with less attenuation, resulting in signal feedthrough from a switch's input to its output. Off Isolation is the resistance to this feedthrough, while Crosstalk indicates the amount of feedthrough from one switch to another. Figure 16 details the high Off Isolation and Crosstalk rejection provided by this part. At 100kHz, Off Isolation is about 68dB in 50Ω systems, decreasing approximately 20dB per decade as frequency increases. Higher load impedances decrease Off Isolation and Crosstalk rejection due to the voltage divider action of the switch OFF impedance and the load impedance.

Leakage Considerations

Reverse ESD protection diodes are internally connected between each analog-signal pin and both V+ and GND. One of these diodes conducts if any analog signal exceeds V+ or GND.

Virtually all the analog leakage current comes from the ESD diodes to V+ or GND. Although the ESD diodes on a given signal pin are identical and therefore fairly well balanced, they are reverse biased differently. Each is biased by either

V+ or GND and the analog signal. This means their leakages will vary as the signal varies. The difference in the two diode leakages to the V+ and GND pins constitutes the analog-signal-path leakage current. All analog leakage current flows between each pin and one of the supply terminals, not to the other switch terminal. This is why both sides of a given switch can show leakage currents of the same or opposite polarity. There is no connection between the analog signal paths and V+ or GND.

Typical Performance Curves T_A = 25°C, Unless Otherwise Specified




FIGURE 9. ON RESISTANCE vs SUPPLY VOLTAGE vs SWITCH VOLTAGE




FIGURE 11. ON RESISTANCE vs SWITCH VOLTAGE




FIGURE 10. ON RESISTANCE vs SWITCH VOLTAGE




FIGURE 12. CHARGE INJECTION vs SWITCH VOLTAGE

Typical Performance Curves $T_A = 25$ °C, Unless Otherwise Specified (Continued)




FIGURE 13. TURN - ON TIME vs SUPPLY VOLTAGE




FIGURE 14. TURN - OFF TIME vs SUPPLY VOLTAGE




FIGURE 15. FREQUENCY RESPONSE




FIGURE 16. CROSSTALK AND OFF ISOLATION




FIGURE 17. DIGITAL SWITCHING POINT vs SUPPLY VOLTAGE

Die Characteristics

SUBSTRATE POTENTIAL (POWERED UP):

GND


TRANSISTOR COUNT: TBD

228

PROCESS:

Si Gate CMOS

Thin Shrink Small Outline Plastic Packages (TSSOP)



NOTES:


- These package dimensions are within allowable dimensions of JEDEC MO-153-AB, Issue E.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- Dimension "E1" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.15mm (0.006 inch) per side.
- 5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- 6. "L" is the length of terminal for soldering to a substrate.
- 7. "N" is the number of terminal positions.
- 8. Terminal numbers are shown for reference only.
- Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall be 0.08mm (0.003 inch) total in excess of "b" dimension at maximum material condition. Minimum space between protrusion and adjacent lead is 0.07mm (0.0027 inch).
- 10. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact. (Angles in degrees)

M16.173
16 LEAD THIN SHRINK SMALL OUTLINE PLASTIC PACKAGE

	INCHES		MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	-	0.043	-	1.10	-
A1	0.002	0.006	0.05	0.15	-
A2	0.033	0.037	0.85	0.95	-
b	0.0075	0.012	0.19	0.30	9
С	0.0035	0.008	0.09	0.20	-
D	0.193	0.201	4.90	5.10	3
E1	0.169	0.177	4.30	4.50	4
е	0.026 BSC		0.65 BSC		-
Е	0.246	0.256	6.25	6.50	-
L	0.020	0.028	0.50	0.70	6
N	16		16		7
α	0°	8 ^o	0 ₀	8º	-

Rev. 1 2/02

Quad Flat No-Lead Plastic Package (QFN) Micro Lead Frame Plastic Package (MLFP)



L16.3x3
16 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE

SYMBOL	MIN NOMINAL		MAX	NOTES
Α	0.80	0.90	1.00	-
A1	-	-	0.05	-
A2	-	-	1.00	9
A3		9		
b	0.18	0.23	0.30	5, 8
D		-		
D1		9		
D2	1.35	1.50	1.65	7, 8, 10
E		-		
E1		9		
E2	1.35	1.50	1.65	7, 8, 10
е		-		
k	0.20	-	-	-
L	0.30	0.40	0.50	8
N		2		
Nd		3		
Ne		3		
Р	-	-	0.60	9
θ	-	-	12	9

Rev. 1 6/04

NOTES:

- 1. Dimensioning and tolerancing conform to ASME Y14.5-1994.
- 2. N is the number of terminals.
- 3. Nd and Ne refer to the number of terminals on each D and E.
- 4. All dimensions are in millimeters. Angles are in degrees.
- 5. Dimension b applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.
- 6. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.
- Dimensions D2 and E2 are for the exposed pads which provide improved electrical and thermal performance.
- 8. Nominal dimensions are provided to assist with PCB Land Pattern Design efforts, see Intersil Technical Brief TB389.
- Features and dimensions A2, A3, D1, E1, P & θ are present when Anvil singulation method is used and not present for saw singulation.
- Compliant to JEDEC MO-220VEED-2 Issue C, except for the E2 and D2 MAX dimension.

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com