## CMOS Serial 8-Bit Input/Output Port

The CDP68HC68P1 is a serially addressed 8-bit Input/Output port that allows byte or individual bit control. It consists of three registers, an output buffer and control logic. Data is shifted in and out of the device via shift register that utilizes the SPI (Serial Peripheral Interface) bus. The I/O port data flow is controlled by the Data Direction Register and data is stored in the Data Register that outputs or senses the logic levels at the buffered I/O pins. All inputs, including the serial interface are Schmitt triggered. This device also features a compare function that compares the data register and port pin values for 4 programmable conditions and sets a software accessible flag if the condition is satisfied. The user also has the option of bit-set or bit-clear when writing to the data register.

## Ordering Information

| PART NUMBER | TEMP. RANGE ( ${ }^{\circ} \mathrm{C}$ ) | PACKAGE | PKG. <br> NO. |
| :---: | :---: | :---: | :---: |
| CDP68HC68P1E | -55 to 85 | 16 Ld PDIP | E16.3 |
| CDP68HC68P1M | -55 to 85 | 16 Ld SOIC | M16.15 |

## Features

- Fully Static Operation
- Operating Voltage Range 3-6V
- Compatible with Intersi//Motorola SPI Bus
- 2 External Address Pins Tied to $V_{D D}$ or $V_{S S}$ to Allow Up to 4 Devices to Share the Same Chip Enable
- Versatile Bit-Set and Bit-Clear Capability
- Accepts Either SCK Clock Polarity - SCK Voltage Level is Latched When Chip Enable Goes Active
- All Inputs are Schmitt-Trigger
- 8-Bit I/O Port - Each Bit can be Individually Programmed as an Input or Output Via an 8-Bit Data Direction Register
- Programmable On Board Comparator
- Simultaneous Transfer of Compare Information to CPU During Read or Write - Separate Access Not Required


## Pinout




FIGURE 1. SINGLE PORT I/O BLOCK DIAGRAM


FIGURE 2. SINGLE PORT I/O

## Pin Descriptions

$\mathrm{ID}_{\mathbf{0}}, \mathrm{ID}_{\mathbf{1}}$ - Chip identify pins, normally tied to $\mathrm{V}_{\mathrm{DD}}$ to $\mathrm{V}_{\mathrm{SS}}$. The 4 possible combinations of these pins allow 4 I/Os to share a common chip enable. When the levels at these pins match those of the identify bits in the control word, the serial bus is enabled. The chip identify pins will retain their previous logic state if the lines driving them become Hi-Z.

MISO - Master-in, Slave out pin. Data bytes are shifted out at this pin most significant bit first. When the chip enable signal is high, this pin is $\mathrm{Hi}-\mathrm{Z}$.

MOSI - Master-out, Slave in pin. Data bytes are shifted in at this pin most significant bit first. This pin will retain its previous logic state if its driving line becomes $\mathrm{Hi}-\mathrm{Z}$.

SCK - Serial clock input. This input causes serial data to be latched from the MOSI input and shifted out on the MISO output.

CE - A negative chip enable input. A high to low transition on this pin latches the inactive SCK polarity and compare flag and indicates the start of a data transfer. The serial interface logic is enabled only when CE is low. This pin will retain its previous logic state if its driving line becomes $\mathrm{Hi}-\mathrm{Z}$.

D0 -D7-I/O Port pins. Individual programmable inputs or outputs.
$\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{SS}}$ - Positive and negative power supply line.
All pins except the power supply lines and MISO have Schmitt-trigger buffered inputs.

## Absolute Maximum Ratings

DC Supply Voltage Range, ( $\mathrm{V}_{\mathrm{DD}}$ ) $\ldots \ldots . .$. (Voltage Referenced to $\mathrm{V}_{\text {SS }}$ Terminal)
Input Voltage Range, All Inputs . . . . . . . . . . . . -0.5 V to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$
DC Input Current, Any One Input .............................. $\pm 10 \mathrm{~mA}$
Power Dissipation Per Package ( $\mathrm{P}_{\mathrm{D}}$ )
$\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $60^{\circ} \mathrm{C}$ (Package Type E) . . . . . . . . . . . . . . . 500 mW
$\mathrm{T}_{\mathrm{A}}=60^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ (Package Type E)
Derate Linearly at . . . . . . . . . . . . . . . . . . . . $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ to 200 mW
$\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $60^{\circ} \mathrm{C}$ (Package Type M) (Note 1) . . . . . . . . 300 mW
$\mathrm{T}_{\mathrm{A}}=60^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ (Package Type M) (Note 1)
Derate Linearly at. . . . . . . . . . . . . . . . . . . . . . . $5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ to 175 mW

## Thermal Information

$\begin{array}{cccc}\text { Thermal Resistance (Typical, Note 2) } & \theta_{\mathrm{JA}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right) & \theta_{\mathrm{JC}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right) \\ \text { PDIP Package . . . . . . . . . . . . . } & 90 & \text { NA } \\ \text { SOIC Package. . . . . . . . . . . . . } & 110 & \text { NA }\end{array}$ Device Dissipation Per Output Transistor . . . . . . . . . . . . . . . 100 mW
$\mathrm{T}_{\mathrm{A}}=$ Full Package Temperature Range (All Package Types)
Maximum Storage Temperature Range (TSTG) ... $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ Maximum Lead Temperature (Soldering 10s)
At Distance $1 / 16 \mathrm{in} \pm 1 / 32 \mathrm{in}$. $(1.59 \pm 0.79 \mathrm{~mm}) . . . . . . . . . . . . ~ . ~ . ~ 265^{\circ} \mathrm{C}$ (SOIC - Lead Tips Only)

## Operating Conditions

| Temperature Range ( $\mathrm{T}_{\mathrm{A}}$ ) Package Type E, M . |  |
| :---: | :---: |
| DC Operating Voltage Range | 3V Min, 6V Max |
| Serial Clock Frequency, $\mathrm{f}_{\text {SCK }}, \mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$. | 1.05MHz Max |
| Serial Clock Frequency, $\mathrm{f}_{\text {SCK }}, \mathrm{V}_{\text {DD }}=4.5 \mathrm{~V}$ | 2.1MHz Max |
| Input Voltage Range, $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ Max |
| Input Voltage Range, $\mathrm{V}_{\mathrm{IL}}$ | 0.3 V |

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTES:

1. Printed circuit board mount: $57 \mathrm{~mm} \times 57 \mathrm{~mm}$ minimum area $\times 1.6 \mathrm{~mm}$ thick G 10 epoxy glass, or equivalent.
2. $\theta_{\mathrm{JA}}$ is measured with the component mounted on an evaluation PC board in free air.

Static Electrical Specifications $T_{A}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \%$, Unless Otherwise Specified.

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | (NOTE 3) TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}_{\mathrm{OH}}=-0.4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=3 \mathrm{~V}$ | 2.7 | - | - | V |
|  | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{l}_{\mathrm{OL}}=0.4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=3 \mathrm{~V}$ | - | - | 0.3 | V |
| Input Voltage |  |  |  |  |  |  |
| $\begin{aligned} & \text { D0 - D7 } \\ & \text { Positive Trigger Threshold } \end{aligned}$ | $\mathrm{V}_{\mathrm{P}}$ |  | 1.85 | - | 2.4 | V |
| Negative Trigger Threshold | $\mathrm{V}_{\mathrm{N}}$ |  | 0.85 | - | 1.35 | V |
| Hysteresis | $\mathrm{V}_{\mathrm{IH}}$ |  | 0.85 | - | 1.25 | V |
| Input Voltage |  |  |  |  |  |  |
| $\mathrm{ID}_{0}, \mathrm{ID}_{1}, \mathrm{MOSI}, \mathrm{SCK}, \overline{\mathrm{CE}}$ Positive Trigger Threshold | $V_{P}$ |  | 1.3 | - | 1.9 | V |
| Negative Trigger Threshold | $\mathrm{V}_{\mathrm{N}}$ |  | 0.8 | - | 1.2 | V |
| Hysteresis | $\mathrm{V}_{\mathrm{IH}}$ |  | 0.5 | - | 0.95 | V |
| Input Leakage Current | In |  | - | - | $\pm 1$ | $\mu \mathrm{A}$ |
| Standby Device Current | IDDS |  | - | 1 | 15 | $\mu \mathrm{A}$ |
| Three-State Output Leakage Current | Iout |  | - | - | $\pm 10$ | $\mu \mathrm{A}$ |
| Operating Device Current (Note 4) | IOPER | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {IL }}, \mathrm{V}_{\text {IH }}$ | - | 0.1 | 1 | mA |
| Input Capacitance | $\mathrm{ClN}_{\text {IN }}$ | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | - | 4 | 6 | pF |

## NOTES:

3. Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal $\mathrm{V}_{\mathrm{DD}}$.
4. Outputs open circuited; cycle time $=$ Min. $\mathrm{t}_{\mathrm{CYCLE}}$, duty $=100 \%$.

Static Electrical Specifications At $T_{A}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%$, Unless Otherwise Specified.

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | (NOTE 5) TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}_{\mathrm{OH}}=-1.6 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ | 3.7 | - | - | V |
|  | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{l} \mathrm{OL}=1.6 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ | - | - | 0.4 | V |
|  | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{l}_{\mathrm{OH}} \leq 20 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ | 4.4 | - | - | V |
|  | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{I}_{\mathrm{OL}} \leq 20 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ | - | - | 0.1 | V |
| Input Voltage |  |  |  |  |  |  |
| D0 - D7 <br> Positive Trigger Threshold | $\mathrm{V}_{\mathrm{P}}$ |  | 2.15 | - | 3.05 | V |
| Negative Trigger Threshold | $\mathrm{V}_{\mathrm{N}}$ |  | 1.35 | - | 2 | V |
| Hysteresis | $\mathrm{V}_{\mathrm{IH}}$ |  | 0.8 | - | 1.2 | V |
| Input Voltage |  |  |  |  |  |  |
| $\mathrm{ID}_{0}, \mathrm{ID}_{1}$, MOSI, SCK, $\overline{\mathrm{CE}}$ Positive Trigger Threshold | $\mathrm{V}_{\mathrm{P}}$ |  | 3.15 | - | 3.85 | V |
| Negative Trigger Threshold | $\mathrm{V}_{\mathrm{N}}$ |  | 1.7 | - | 2.25 | V |
| Hysteresis | $\mathrm{V}_{\mathrm{IH}}$ |  | 1.3 | - | 1.7 | V |
| Input Leakage Current | IN |  | - | - | $\pm 1$ | $\mu \mathrm{A}$ |
| Standby Device Current | IDDS |  | - | 1 | 15 | $\mu \mathrm{A}$ |
| Three-State Output Leakage Current | IOUT |  | - | - | $\pm 10$ | $\mu \mathrm{A}$ |
| Operating Device Current (Note 6) | IOPER | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {IL }}, \mathrm{V}_{\text {IH }}$ | - | 0.2 | 2 | mA |
| Input Capacitance | $\mathrm{C}_{\text {IN }}$ | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | - | 4 | 6 | pF |

## NOTES:

5. Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal $\mathrm{V}_{\mathrm{DD}}$.
6. Outputs open circuited; cycle time $=$ Min, $\mathrm{t}_{\mathrm{C}}$ YCLE , duty $=100 \%$.

Dynamic Electrical Specifications - Bus Timing $\quad V_{D D} \pm 10 \%, V_{S S}=0 \mathrm{~V} D C, T_{A}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=200 \mathrm{pF}$.
See Figures 8 and 9 .

| PARAMETER | SYMBOL | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ |  | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX |  |
| Chip Enable Set-Up Time | ${ }^{\text {teVCV }}$ | 200 | - | 100 | - | ns |
| Chip Enable after Clock Hold Time | tcVex | 250 | - | 125 | - | ns |
| Clock Width High | twh | 400 | - | 200 | - | ns |
| Clock Width Low | twL | 400 | - | 200 | - | ns |
| Data In to Clock Set-Up Time | tovev | 200 | - | 100 | - | ns |
| Data In after Clock Hold Time | tcvox | 200 | - | 100 | - | ns |
| Clock to Data Propagation Delay | tcVDV | - | 200 | - | 100 | ns |
| Chip Disable to Output High Z | ${ }^{\text {texQz }}$ | - | 200 | - | 100 | ns |
| Output Rise Time | $t_{r}$ | - | 200 | - | 100 | ns |
| Output Fall Time | $t_{f}$ | - | 200 | - | 100 | ns |
| Clock to Data Out Archive | tcvax | - | 200 | - | 100 | ns |
| Clock Recovery Time | $t_{\text {REC }}$ | 200 | - | 200 | - | ns |

## Waveforms



FIGURE 3. PORT-PIN DATA CHANGES


FIGURE 4. READ CYCLE TIMING WAVEFORMS


NOTE: CPOL and CPHA are bits in the CDP68HC05C4B and CDP68HC05C16B MCU control register and determine inactive clock polarity and phase. CPHA must always equal 1 .

FIGURE 5. DATA TRANSFERS UTILIZING CLOCK INPUT

## Introduction

The single port I/O is serially accessed via the synchronous SPI bus. It features 8 data pins that are programmed as inputs or outputs. Serial access consists of a two-byte operation. The first byte shifted in is the control byte that configures the device. The second byte transferred is the data byte that is read from or written to the data register or data direction register. This data byte can also be programmed to act as a mask to set or clear individual bits.

## Functional Description

The single port I/O consists of three byte-wide registers, (data direction, data and shift) an input/output buffer and control logic circuitry (See Figure 1). Data is transferred between the I/O data and data direction registers via the shift register. Once the I/O port is selected, the first byte shifted in to the shift register is the control byte that selects the register (the Data or Data direction register), determines data transfer direction (read or write) and sets the compare
feature and function (mask or data) of the byte immediately following the control byte, the data byte (See Addressing the Single Port I/O). Each bit of the data register may be individually programmed as an input or output. A logic low in a data direction bit programs that pin as an input, a logic high makes it an output. A read operation of data register pins programmed as inputs reflects the current logic level present at the buffered port pins. A read operation of those data register pins programmed as outputs indicates the last value written to that location. At power-up, all port pins are configured as unterminated inputs. Two chip identify pins are used to allow up to 4 I/O ports to share the same chip enable signal. The first two bits shifted in are compared with the hardwired levels at the chip identify pins to enable the selected I/O for serial data transfer. Note that when chip enable becomes true, the compare flag is latched for all devices sharing the same chip enable.

## Compare Function

The value of a port pin (D0 - D7), configured as an input, is compared with the corresponding bit value (DR0-DR7) stored in the Data Register. Pins configured as outputs are assumed to have the same value as the corresponding bit stored in the Data Register. The compare function is
programmed via C01 and C00 (CM1, CM0) of the Address Byte. As shown in Table 1, the values for CM1 and CM0 will sense one of four separate conditions.

The compare flag is set to one when the programmed condition is satisfied. Otherwise, the flag is cleared to zero. The compare flag is latched when the device is enabled (a transition of $\overline{C E}$ from "High" to "Low").

TABLE 1.

| CM1 | CMO | CONDITION |
| :---: | :---: | :--- |
| 0 | 0 | At least one non-match |
| 0 | 1 | All match |
| 1 | 0 | All are non-match |
| 1 | 1 | At least one match |

## Data Format

During write operations, the data byte that follows the control byte is normally the data word that is transferred to the data or data direction register. Control bits 2 and 3 (DF0 and DF1) change the interpretation of this data as shown in Table 2. Note that one or more bits can be set or cleared in either register without having to write to bits not requiring change.

TABLE 2.

| C03 DF1 | C02 DF0 | OPERATION |
| :---: | :---: | :--- |
| 0 | X | Data following the control word will be written to the selected register. |
| 1 | 0 | Data following the control word is a mask. Those bits which are a 1 will cause that register flip-flop to be cleared to 0. Those <br> which are a 0 will cause that register flip-flop to be unchanged. |
| 1 | 1 | Data following the control word is a mask. Those bits which are a 1 will cause that register flip-flop to be set to 1 ; those which <br> are a 0 will cause that register flip-flop to be unchanged. |

TABLE 3. EXAMPLE

| CONTROL | DATA | PREVIOUS <br> REGISTER VALUE | NEW <br> REGISTER VALUE |
| :--- | :---: | :---: | :---: |
| C07 C06 C05 1 0 X C01 C00 | 11110000 | 10101010 | 11110000 |
| C07 C06 C05 1 1 1 C01 C00 | 11110000 | 10101010 | 11111010 |
| C07 C06 C05 1 10 C01 C00 | 11110000 | 10101010 | 00001010 |
| C07 C06 C05 1 1 X C01 C00 | 00000000 | 10101010 | 10101010 |

X = Don't Care


FIGURE 6. CONTROL BYTE

## Addressing the Single Port I/O

The Serial Peripheral Interface (SPI) utilized by the I/O Port is a serial synchronous bus for control and data transfers. It consists of a SCK clock input pin that shifts data out of the I/O port (MISO, MASTER IN, SLAVE OUT) and latches data presented at the input pin, MOSI (master out, slave in). Data is transferred most significant bit first. There is one SCK clock for each bit transferred and bits are transferred in groups of eight.

When the I/O port is selected by bringing the chip enable pin low, the logic level at the SCK input is sampled to determine the internal latching and shift polarity for input and output signals on the SPI. (See Figure 3).

The first byte shifted in when the chip is selected is always the control byte followed by one or more bytes that become data or a mask for the data and data direction register. As the control byte is being shifted in one the MOSI line, data on the MOSI line shifts out. (See Figure 4).

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ID1 | ID0 | RS | $\overline{\text { R}} / \mathrm{W}$ | DF1 | DF0 | CM1 | CM0 |

$\mathbf{C 0 7}\left(\mathrm{ID}_{1}\right), \mathbf{C 0 6}\left(\mathrm{ID}_{0}\right):$ Chip-Identify bits.
C05 (RS) - Register Select. When RS is low, the data register is selected. When RS is high, the Direction Register is selected.
$\mathbf{C 0 4}(\overline{\mathrm{R}} / \mathrm{W})$ - $\overline{\text { Read }} /$ Write. Low when data is to be transferred from the SPI I/O to the CPU (read) and high when the I/O is receiving data from the CPU (write).

C03 (DF1), C02 (DF0) - Data Format Bits. These have meaning only when $\overline{\mathrm{R}} / \mathrm{W}$ is high. During a write operation, DF1 and DF0 control how the byte following the control word is interpreted. See Data Format.

C01 (CM1), C00 (CM0) - Compare Mode Select. These bits select one of four events which will set the internal Condition Flag. See Compare Operation.

## Read Operation

During a read operation, the CPU transfers data from the I/O by first sending a control byte on the MOSI line while the chip-selected I/O sends compare information followed by one or more data bytes on the MISO line. The selected register will be continuously read if $\overline{\mathrm{CE}}$ is held low after the first data byte is shifted out.

## Write Operation

During a write operation, the data byte follows the control byte for the selected register. While this byte is being shifted in, old data from that register is shifted out. If CE remains low after the data byte is shifted in, MISO becomes high impedance and the new data is placed in the selected register. At the time the eighth data bit is strobed into the data pins (D0 - D7) will change as indicated in Figure 7-9.


FIGURE 7. READ BYTES


FIGURE 8. READ BYTES


FIGURE 9. PORT-PIN DATA CHANGES

## Dual-In-Line Plastic Packages (PDIP)


-B-


NOTES:

1. Controlling Dimensions: INCH. In case of conflict between English and Metric dimensions, the inch dimensions control.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication No. 95.
4. Dimensions $A, A 1$ and $L$ are measured with the package seated in JEDEC seating plane gauge GS-3.
5. D, D1, and E1 dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010 inch ( 0.25 mm ).
6. E and $\mathrm{e}_{\mathrm{A}}$ are measured with the leads constrained to be perpendicular to datum -C -.
7. $e_{B}$ and $e_{C}$ are measured at the lead tips with the leads unconstrained. $\mathrm{e}_{\mathrm{C}}$ must be zero or greater.
8. B1 maximum dimensions do not include dambar protrusions. Dambar protrusions shall not exceed 0.010 inch ( 0.25 mm ).
9. N is the maximum number of terminal positions.
10. Corner leads ( $1, \mathrm{~N}, \mathrm{~N} / 2$ and $\mathrm{N} / 2+1$ ) for E8.3, E16.3, E18.3, E28.3, E42.6 will have a B1 dimension of 0.030-0.045 inch (0.76-1.14mm).


NOTES:

1. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Dimension " $D$ " does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15 mm ( 0.006 inch) per side.
4. Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25 mm ( 0.010 inch) per side.
5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
6. " L " is the length of terminal for soldering to a substrate.
7. " N " is the number of terminal positions.
8. Terminal numbers are shown for reference only.
9. The lead width " $B$ ", as measured 0.36 mm ( 0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61 mm ( 0.024 inch)
10. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

M16.15 (JEDEC MS-012-AC ISSUE C)
16 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE

| SYMBOL | INCHES |  | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |  |
| A | 0.053 | 0.069 | 1.35 | 1.75 | - |
| A1 | 0.004 | 0.010 | 0.10 | 0.25 | - |
| B | 0.014 | 0.019 | 0.35 | 0.49 | 9 |
| C | 0.007 | 0.010 | 0.19 | 0.25 | - |
| D | 0.386 | 0.394 | 9.80 | 10.00 | 3 |
| E | 0.150 | 0.157 | 3.80 | 4.00 | 4 |
| e | 0.050 |  | BSC | 1.27 |  |
| BSC | - |  |  |  |  |
| H | 0.228 | 0.244 | 5.80 | 6.20 | - |
| h | 0.010 | 0.020 | 0.25 | 0.50 | 5 |
| L | 0.016 | 0.050 | 0.40 | 1.27 | 6 |
| N | 16 |  | 16 |  | 7 |
| $\alpha$ | $0^{0}$ | $8^{0}$ | $0^{0}$ | $8^{\circ}$ | - |

Rev. 1 02/02

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.
Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

[^0]For information regarding Intersil Corporation and its products, see www.intersil.com


[^0]:    Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

