

2428.4

File Number



PART WITHDRAWN PROCESS OBSOLETE NO NEW DESIGNS

- Features
- Maximum Rating...... 500V
- Ability to Interface and Drive Standard and Current Sensing N-Channel Power MOSFET/IGBT Devices
- Creation and Management of a Floating Power Supply for Upper Rail Drive
- Simultaneous Conduction Lockout
- Overcurrent Protection
- Single Low Current Bias Supply Operation
- Latch Immune CMOS Logic
- Peak Drive in Excess of 0.5A

Half Bridge 500VDC Driver

July 1998

The SP600 is a smart power high voltage integrated circuit (HVIC) optimized to drive MOS gated power devices in halfbridge topologies. It provides the necessary control and management for PWM motor drive, power supply, and UPS applications.


Ordering Information

PART	TEMPERATURE	PACKAGE
SP600	-40 ⁰ C to +85 ⁰ C	22 Lead Plastic DIP

Pinout



FAULT 1	22 TOP
	21 вот
V _{BIAS} 3	20 NC
V _{DD} 4	19 D1U
VSS 5	18 G1U
TRIPL 6	17 G2U
CL1 7	16 CL2
G2L 8	15 TRIPU
G1L 9	14 PHASE
D1L 10	13 VOUT
V _{DF} 11	12 V _{BS}



Voltage Referenced to V_{SS} Unless Otherwise Noted. Note 1, Note 2.
Low Voltage Power Supply, V _{BIAS} (Note 1)
Fault, I _{TRIPSEL} , V _{DD} , TRIP _L , CL1, G2L0.5V _{DC} to V _{DD} +0.5 G1L, D1L, V _{DF} , TOP, BOT
CL2, TRIPU, G1U, G2U, D1U to Phase0.5 _{VDC} to V _{BS} +0.5
High Voltage Pins Phase, VPHASE
(V _{BS} , V _{OUT} , TRIP _U , CL2, G2U and D1U: 0V-18V Higher Than Phase)
Dynamic High Voltage Rating Phase, 10,000V/μs DV _{PHASE/DT}
NOTES:

Absolute Maximum Ratings Full Temperature Range, All

Thermal Information

Thermal Resistance	θ_{JA}
Plastic DIP Package	75°C/W
Maximum Package Power Dissipation at $T_A = +85^{\circ}C$, P _C)
Plastic DIP Package	500mW
Operating Ambient Temperature Range, T _A 25 ^c	C to +85 ⁰ C
Storage Temperature Range, T _S 40 ^o C	to +150 ⁰ C
Lead Temperature (Soldering 10s)	+265 ⁰ C

1. Care must be taken in the application of V_{BIAS} as not to impose high peak dissipation demands on a relatively small metallized noise dropping resistor (R_{ND}). Prolonged high peak currents may result if +15V_{DC} is applied abruptly and/or if the local bypass capacitor C_{DD} is large. It is suggested that C_{DD} be \leq 10MFD. If it is desirable to switch the 15V_{DC} source or if a C_{DD} is larger, additional series impedance may be required.

2. Consult factory for additional package offerings.

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

Electrical Specifications

(V_{BIAS} = 15V, Pulsed <300ms), Unless Otherwise Noted, All Parameters Referenced to V_{SS} Except TRIPU, CL2, G1U, D1U, and V_{BS} Referenced to PHASE. DF: V_{DF} to $V_{BS},$ CF: V_{BS} to PHASE

PARAMETER	SYMBOL	TEMP	MIN	ТҮР	MAX	UNITS
DC CHARACTERISTICS						
Input Current (5V < V _{TOP} , V _{BOT} , V _{TRIPSEL} < 15V)	I _{IN}	+25 ⁰ C	-	20	30	μΑ
		-40 ^o C to +85 ^o C	-	30	33	μΑ
IBIAS Quiescent Current (All Inputs Low)	I _{BIASL}	+25 ⁰ C	-	1.7	2.05	mA
		-40 ^o C to +85 ^o C	-	1.7	2.1	mA
IBIAS Quiescent Current	I _{BIASH}	+25 ⁰ C	-	1.7	2.05	mA
$(V_{OUT} \ge V_{BIAS}, and All Inputs Low)$		-40 ^o C to +85 ^o C	-	1.7	2.1	mA
IBS Quiescent Current Bootstrap Supply	I _{BS}	+25 ⁰ C	-	875	1000	μΑ
		-40 ^o C to +85 ^o C	-	900	1060	μΑ
TOP Threshold Level	V _{TOP}	+25 ⁰ C	7	8	9	V
		-40 ^o C to +85 ^o C	6.95	8	9.1	V
BOTTOM Threshold Level	V _{BOT}	+25 ⁰ C	7	8	9	V
		-40 ^o C to +85 ^o C	6.9	8	9.1	V
Current TRIPSELECT Threshold Level	V _{TRIPSEL}	+25 ⁰ C	7	8	9	V
		-40 ^o C to +85 ^o C	6.95	8	9.1	V
Trip Lower and Upper Comparator Threshold	V _{TRIP} L/U _N	+25 ⁰ C	90	105	125	mV
Level - Normal (I _{TRIPSEL} = V _{SS})		-40 ^o C to +85 ^o C	90	105	127	mV
Trip Lower and Upper Comparator Threshold	V _{TRIP L/UB}	+25 ⁰ C	110	130	150	%
Level - Boost (I _{TRIPSEL} = V_{DD}) % of Measured VTRIP L/U _N		-40 ^o C to +85 ^o C	109	130	152	%
Under Voltage Lockout Thresholds (V_DD and V_BS)	VLOCK	+25 ⁰ C	9	10	11.5	V
		-40 ^o C to +85 ^o C	9.7	10.5	11.8	V
Phase Out of Status Voltage Threshold (PHASE)	V _{OSVT}	+25 ⁰ C	5	7	9	V
		-40 ^o C to +85 ^o C	4.7	7	9.6	V

Electrical Specifications

$(V_{BIAS}$ = 15V, Pulsed <300ms), Unless Otherwise Noted, All Parameters Referenced to V_{SS} Except TRIP_U, CL2, G1U, D1U, and V_{BS} Referenced to PHASE. D_F: V_{DF} to V_{BS} , C_F: V_{BS} to PHASE **(Continued)**

PARAMETER	SYMBOL	TEMP	MIN	ТҮР	MAX	UNITS
Faultbar Impedance at I _{FBAR} = 1mA	RF	+25 ⁰ C	500	760	1000	Ω
		-40 ^o C to +85 ^o C	450	760	1100	Ω
Upper/Lower Source Impedances ($I_{SOURCE} = 10 \text{mA}$)	R _{SO L/U}	+25 ⁰ C	12	17	23	Ω
		-40 ^o C to +85 ^o C	7	17	29	Ω
Upper/Lower Sink Impedances (I _{SINK} = 10mA)	R _{SI L/U}	+25 ⁰ C	8	12	16	Ω
		-40 ^o C to +85 ^o C	5	12	20	Ω
Bootstrap Supply Current Limiting Impedance	R _{BS}	+25 ⁰ C	2	3.5	5	Ω
		-40 ^o C to +85 ^o C	1.4	3.5	5.6	Ω
Noise Dropping Resistor Impedance	R _{ND}	+25 ⁰ C	6	10	14	Ω
		-40 ^o C to +85 ^o C	5.4	10	14.6	Ω
High Voltage Leakage (500V $\rm V_{BS}, V_{OUT}, PHASE, TRIP_U, CL2, G1U, G2U, and D1U to \rm V_{SS}. All other Pins at \rm V_{SS})$	I _{LK}	+25 ⁰ C	-	1	3	μΑ
Miller Clamp Diodes; D1U and D1L ($I_D = 10mA$)	V _{D1U/L}	+25 ⁰ C	0.40	0.90	1.40	V
Noise Clamping Zeners; CL2 and CL1 ($I_Z = 10mA$)	V _{CL2/1-LOW}	+25 ⁰ C	6.35	6.61	6.85	V
		-40 ^o C to +85 ^o C	6.15	6.61	7.15	V
Noise Clamping Zeners; CL2 and CL1 ($I_Z = 50$ mA)	V _{CL2/1-} HIGH	+25 ⁰ C	7.0	8.5	8.0	V
V _{OUT} Limiting Resistance	R _O	+25 ⁰ C	2	3.5	5	Ω
		-40 ^o C to +85 ^o C	1.4	3.5	5.6	Ω


NOTE: Maximum Steady State ÷ 15V_{DC} Supply Current = I_{BIASL} ÷ I_{BS}

PARAMETER	SYMBOL	ТЕМР	MIN	ТҮР	MAX	UNITS
Refresh One Shot Timer	t _{REF}	+25 ⁰ C	200	350	500	μs
		-40°C to +85°C	180	350	540	μs
Delay Time of Trip I/U Voltage (I _{TRIPSEL} low) to	^t OFF _{TN}	+25 ⁰ C	2	3	4	μs
G2U/G2L Low (50% Overdrive)		-40°C to +85°C	1.85	3	4.35	μs
Delay Time of Trip I Voltage (I _{TRIPSEL} low) to	t _{FN}	+25 ⁰ C	2	3	4	μs
Faultbar Low		-40°C to +85°C	1.85	3	4.35	μs
Delay Time of Phase Out of Status to Faultbar	t _{OSVF}	+25 ⁰ C	500	700	900	ns
Low (TOP High)		-40°C to +85°C	400	700	1050	ns
Minimum Logic Input Pulse Width: TOP and	t _{MINIW}	+25 ⁰ C	300	430	600	ns
BOTTOM		-40°C to +85°C	275	430	660	ns
Minimum G1U/G1L On Time	t _{ON}	+25 ⁰ C	1.6	2.3	3.1	μs
		-40°C to +85°C	1.5	2.4	3.4	μs
Minimum Pulsed Off Time, G2U/G2L	t _{OFF}	+25 ⁰ C	1.3	2.0	3.4	μs
		-40°C to +85°C	1.05	2.1	3.9	μs
Turn On Delay Time of G1U (BISTATE MODE)	t _{OND}	+25 ⁰ C	2.5	3.2	4.5	μs
		-40°C to +85°C	2.1	3.3	5.2	μs

PARAMETER	SYMBOL	TEMP	MIN	ТҮР	MAX	UNITS
Turn On Delay Time of G1L (BISTATE MODE)	t _{OND}	+25 ⁰ C	2.5	3.2	4.5	μs
		-40°C to +85°C	2.1	3.3	5.2	μs
Turn On Delay Time of G1U	t _{OND}	+25 ⁰ C	0.75	1.0	1.5	μs
(THREE-STATE MODE)		-40°C to +85°C	0.60	1.1	1.75	μs
Turn On Delay Time of G1L	t _{OND}	+25 ⁰ C	0.75	1.0	1.5	μs
(THREE-STATE MODE)		-40°C to +85°C	0.60	1.1	1.75	μs
Turn Off Delay Time of G2U and G2L	^t OFF _D	+25 ⁰ C	0.75	1.0	1.45	μs
		-40°C to +85°C	0.60	1.1	1.75	μs
Minimum Dead Time: G1U off to G1L on, or G1L	^t D.T.	+25 ⁰ C	1.5	2.5	3.5	μs
off to G1U on (BISTATE MODE)		-40°C to +85°C	1.2	2.6	4	μs
Fault Reset Delay to Clear Faultbar	t _{R.T.}	+25 ⁰ C	3.4	4.5	6.6	μs
		-40°C to +85°C	3.15	4.8	7.4	μs
Rise Time of Upper and Lower Driver	^t R U/L	+25 ⁰ C	25	50	100	ns
(Load = 2000pF)		-40°C to +85°C	15	50	115	ns
Fall Time of Upper and Lower Driver	^t F U/L	+25 ⁰ C	25	50	100	ns
(Load = 2000pF)		-40°C to +85°C	15	50	115	ns

$\label{eq:Recommended Operating Conditions and Functional Pin Description} \qquad (All \ Voltages \ Referenced \ to \ V_{SS}, \ Unless \ Otherwise \ Noted. \ See \ Figure \ 1)$

PARAMETER	CONDITION				
FAULTBAR	Open Drain Fault Indicator Output				
ITRIPSELECT	Digital Input Command to Increase TRIPL and TRIPU Threshold by 30%				
V _{BIAS}	14.5V to 16.5V with 15V nominal, ≅ 1.5mA DC BIAS Current				
V _{DD}	C _{DD} to V _{SS}				
V _{SS}	COMMON				
TRIP I	100mV Signal to Shut Off LOWER Drive and Trigger a Fault Output				
CL1	Lower Noise Clamp Zener				
G2L and G1L	Low Impedance Driver Designed to Drive Power MOS Transistors (LOWER)				
V _{DF}	Current Limiting Charging Resistor for Bootstrap Capacitor Power Supply				
V _{BS}	Bootstrap Supply, Normally a Diode Drop Below V_{DD} Voltage with Respect to the Floating PHASE Reference				
V _{OUT}	Load Connection Node				
PHASE	Floating Reference Point for High Side Control Circuitry: VBS, TRIPU, CL2, G1U, G2U and D1U				
TRIPU	100mV Signal, Referenced to PHASE, to Shut Off UPPER Drive				
CL2	Upper Noise Clamp Zener				
G2U and G1U	Low Impedance Driver Designed to Drive Power MOS Transistors (UPPER)				
ТОР	Digital Input to Command the UPPER On				
BOT	Digital Input to Command the LOWER On				
D1U	Miller Clamp UPPER to V _{BS}				
D1L	Miller Clamp LOWER to V _{DD}				



Timing Diagram

THREE-STATE MODE SLOWER THAN REFRESH ONE SHOT TIMER

BISTATE MODE SLOWER THAN REFRESH ONE SHOT TIMER

NOTE: BOT switching not relevant.


Typical Circuit Configuration

ypical	Circuit	Configuration	

	INPUTS						OUTPUTS	
ТОР	вот	TRIPL	TRIPU	PHASE	V _{BIAS}	UPPER	LOWER	FAULT BAR
0	0	0	Х	Х	1	0	0	1
1	1	0	0	1	1	1	0	1
1	1	0	1	1	1	0	0	0
1	1	0	Х	0	1	0	0	0
Х	х	1	х	х	1	0	0	0
0	1	0	х	х	1	0	1	1
1	0	0	х	х	1	0	0	1
Х	x	х	х	х	0	0	0	0

TRUTH TABLE Applicable to Typical Circuit Configuration (Figure 1)

NOTE: 0 = False, 1 = True, X = Don't Care





	LEGEND						
Application Specific	R _{CU}	Upper Gate Charging Resistor					
Application Specific	R _{DU}	Upper Gate Discharge Resistor					
Application Specific	R _{PU}	Upper Current Pilot Resistor					
Application Specific	R _{CL}	Lower Gate Charging Resistor					
Application Specific	R _{DL}	Lower Gate Discharging Resistor					
Application Specific	R _{PL}	Lower Current Pilot Resistor					
3μF at ≥ 15DC	C _{DD}	Local LV Filter Capacitor					
$0.22\mu F$ Ceramic X7R at $\ge 15V_{DC}$	C _F	Flying Capacitor for Bootstrap Supply					
Harris P/N A114M or Equiv PRV \ge V _{LINK}	D _F	Flying Diode for Bootstrap Supply					

NOTE: Refer to 'Additional Product Offerings' for information concerning power output devices.

Functional Description

The SP600 provides a flexible, digitally controlled power function which is intended to be used as PWM drivers of N-Channel MOSFETs and/or IGBTs for up to 240VAC line rectified totem-pole applications. The CMOS driveable inputs are filtered and captured by the control logic to determine the output state. The logic includes fixed timing to prohibit simultaneous conduction of the external power switches and, thru the VOLT sense detector, verifies the output voltage state is in agreement with the controlled inputs. The >11V_{DC} floating power supply required to drive the upper rail external power device is created and managed by the HVIC through C_F and D_F. This capacitor is refreshed from the V_{DD} supply each time V_{OUT} goes low. If the upper channel is commanded on for a long period of time, the bootstrap capacitor CF is automatically refreshed by bringing VOLIT low. This is accomplished by turning off the upper rail MOS-FET/IGBT, momentarily turning on the lower rail output device, followed by returning control back to the upper switch. Otherwise, C_F would gradually deplete its charge allowing the upper switch to come out of saturation. The upper and lower gate drivers allow for controlled charge and discharge rates as well as facilitate the use of nearly lossless current sensing power MOS devices. The over current trip level can be boosted 30% on a pulse by pulse basis by logic level '1' applied to ITRIPSELECT. A FAULT output signal is generated when any of the following occurs:

V bias is low Over current is detected V phase doesn't agree with the input signal

Reset of FAULT is provided by externally removing power or by holding both TOP and BOT inputs low for the required reset time (trt_{MAX}).

Each application can be individually optimized by the selection of external components tailored to ensure proper overall system operation including:

Determining the ratings and sizing of MOSFETs and IGBTs, mixed or matched, as well as flyback diodes (FBD).

The selection of separate gate charge (R_C) and discharge (R_D) impedance chosen per the load capacitance, frequency of operation, and D_I/D_T dependent recovery characteristics of the associated FBDs. R_D should also be sized to prevent simultaneous bridge conduction by ensuring gate discharge in the allotted turn off pulse width (t_{OFF MIN}).

The selection of over current detection resistors (R_P), compatible with current sense MOSFETs/IGBTs or shunt(s) may be used.

For the floating bootstrap supply D_F and C_F must be determined. D_F must support the worse case system bus voltage and handle the charging currents of C_F . Proper selection should take into consideration T_{RR} and T_{FR} per the desired operating frequency. Proper selection of C_F is a trade off between the minimum t_{ON} time of the lower rail to charge up the capacitor, the amount of charge transfer required by the load, and cost. Due to automatic refresh the capacitor is replenished every 350 μ s TYP (or even sooner if input commands the TOP to switch at a faster repetition rate).

The local filter capacitor (C_{DD}) should be sized sufficiently large enough to transfer the charge to C_F without causing a significant droop in V_{DD}. As a rule of thumb it should be at least 10 times larger than C_F and be located adjacent to the V_{DD} and V_{SS} pins to minimize series resistance and inductance.

Refer to Application Note AN8829 for more details about module operation and selection of external components.