Line Card Access Switch





Features

- TTL logic level inputs for 3.3V logic interfaces
- Smart logic for power up / hot plug state control
- Improved switch dv/dt immunity of 500 V/μs
- Small 20 pin or 28 pin SOIC or 28 pin micro-leadframe (MLP) package
- MLP version provides 65% PCB area reduction over 4th generation EMRs
- · Monolithic IC reliability
- Low, matched, R_{ON}
- · Eliminates the need for zero-cross switching
- Flexible switch timing for transition from ringing mode to talk mode.
- · Clean, bounce-free switching
- SLIC tertiary protection via integrated current limiting, voltage clamping and thermal shutdown
- 5 V operation with power consumption < 10.5 mW
- · Intelligent battery monitor
- · Logic-level inputs, no external drive circuitry required

Applications

- Standard voice linecards
- Integrated Voice and Data (IVD) linecards
- Central office (CO)
- Digital Loop Carrier (DLC)
- PBX Systems
- Digitally Added Main Line (DAML)
- Hybrid Fiber Coax (HFC)
- Fiber in the Loop (FITL)
- Pair Gain System
- · Channel Banks


Description

The CPC7593 is a member of Clare's next generation Line Card Access Switch (LCAS) family. This monolithic 10-pole line card access switch is available in a 20 or 28 pin SOIC or a 28 pin MLP package. It provides the necessary functions to replace three 2-Form-C electromechanical relays on analog line cards or combined voice and data line cards found in central office, access, and PBX equipment. The device contains solid state switches for tip and ring line break, ringing injection and test access. The CPC7593 requires only a +5 V supply and provides stable start up conditioning during system power up and for hot plug insertion applications. Once active, the inputs respond to traditional TTL logic levels enabling the CPC7593 to be used with 3.3V only logic.

Ordering Information

For delivery in tubes, specify CPC7593Zx for the 20 pin SOIC (38/tube), CPC7593Bx for the 28 pin SOIC (27/tube), or CPC7593Mx for the MLP (54/tube). For tape and reel delivery, add "TR", sans quotes to the part number. SOIC: 20 or 28 pin (500/reel), MLP (1000/reel).

| Part Number | Description |
|-------------|--|
| CPC7593xA | With protection SCR |
| CPC7593xB | Without protection SCR |
| CPC7593xC | Extra logic state and protection SCR |
| CPC7593xD | Extra logic state but without protection SCR |






| 1. 3 | pecinications | |
|------|--|-----|
| | 1.1 Package Pinout | . 3 |
| | 1.2 Pinout | |
| | 1.3 Absolute Maximum Ratings | . 4 |
| | 1.4 ESD Rating | |
| | 1.5 General Conditions | |
| | 1.6 Switch Specifications | |
| | 1.6.1 Break Switches, SW1 and SW2 | |
| | 1.6.2 Ringing Return Switch, SW3. | . (|
| | 1.6.3 Ringing Switch, SW4 | . 7 |
| | 1.6.4 TESTout Switches, SW5 and SW6 | . 8 |
| | 1.6.5 Ringing Test Return Switch, SW7 | . (|
| | 1.6.6 Ringing Test Switch, SW8 | 10 |
| | 1.6./ TESTIN Switches, SW9 and SW10 | 1 |
| | 1.7 Digital I/O Electrical Specifications | |
| | 1.8 Voltage and Power Specifications | |
| | 1.9 Protection Circuitry Electrical Specifications | |
| | 1.10 Truth Tables | 14 |
| | 1.10.1 Truth Table for CPC7593xA and CPC7593xB | 14 |
| | 1.10.2 Truth Table for CPC7593xC and CPC7593xD | 14 |
| 2 F | unctional Description | 11 |
| 1 | 2.1 Introduction | |
| | 2.2 Under Voltage Switch Lock Out Circuitry | |
| | 2.2.1 Introduction | |
| | 2.2.2 Hot Plug and Power Up Circuit Design Considerations | 16 |
| | 2.3 Switch Logic | 16 |
| | 2.3.1 Start-up | |
| | 2.3.2 Switch Timing | |
| | 2.3.3 Make-Before-Break Operation | 16 |
| | 2.3.4 Make-Before-Break Operation Logic Table (Ringing to Talk Transition) 2.3.5 Break-Before-Make Operation | 17 |
| | 2.3.5 Break-Before-Make Operation | 17 |
| | 2.3.6 Break-Before-Make Operation Logic Table (Ringing to Talk Transition) | 1/ |
| | 2.3.7 Alternate Break-Before-Make Operation | 15 |
| | 2.4 Data Latch | 18 |
| | 2.5 T _{SD} Pin Description | |
| | 2.6 Ringing Switch Zero-Cross Current Turn Off | |
| | 2.7 Power Supplies | |
| | 2.8 Battery Voltage Monitor | |
| | , , | |
| | 2.9 Protection | |
| | 2.9.1 Diode Bridge/SCR | 18 |
| | 2.9.2 Gurrent Limiting function | 20 |
| | 2.11 External Protection Elements. | |
| | 2.11 External Florection Elements. | ۷. |
| 3 1 | Nanufacturing Information | 2 |
| · · | 3.1 Mechanical Dimensions. | |
| | 3.1.1 CPC7593Z - 20 Pin SOIC Package | |
| | 3.1.2 CPC7593B - 28 Pin SOIC Package | 22 |
| | 3.1.3 CPC7593M - 28 Pin MLP Package | 22 |
| | 3.2 Tape and Reel Specifications | 23 |
| | 3.2.1 CPC7593Z - Tape and Reel Dimensions | |
| | 3.2.2 CPC7593B - Tape and Reel Dimensions | 23 |
| | 3.2.3 CPC7593M - Tape and Reel Dimensions | |
| | 3.3 Soldering | |
| | 3.3.1 Moisture Reflow Sensitivity | |
| | 3.3.2 Reflow Profile 3.4 Washing | |
| | | ~ |



1. Specifications

1.1 Package Pinout

CPC7593B & CPC7593M



CPC7593Z

| F _{GND} 1 | 20 V _{BAT} |
|------------------------|--------------------------|
| T _{TESTin} 2 | 19 R _{TESTIN} |
| T _{BAT} 3 | 18 R _{BAT} |
| T _{LINE} 4 | 17 R _{LINE} |
| T _{RINGING} 5 | 16 R _{RINGING} |
| T _{TESTout} 6 | 15 R _{TESTout} |
| NC 7 | 14 LATCH |
| V _{DD} 8 | 13 IN _{TESTIN} |
| T _{SD} 9 | 12 IN _{RINGING} |
| D _{GND} 10 | 11 IN _{TESTout} |

1.2 Pinout

| 20 Pin | 28 Pin | Name | Description | |
|-----------|-----------|-----------------------|----------------------------------|--|
| 1 | 1 | F _{GND} | Fault ground. | |
| | 2 | NC | No connection. | |
| | 3 | NC | No connection. | |
| | 4 | NC | No connection. | |
| 2 | 5 | T_{TESTin} | Tip lead of the TESTin bus. | |
| 3 | 6 | T _{BAT} | Tip lead of the SLIC. | |
| 4 | 7 | T _{LINE} | Tip lead of the line side. | |
| 5 | 8 | T _{RINGING} | Ringing generator return. | |
| | 9 | NC | Not connected. | |
| 6 | 10 | T _{TESTout} | Tip lead of the TESTout bus. | |
| 7 | 11 | NC | No connection. | |
| 8 | 12 | V_{DD} | +5 V supply. | |
| 9 | 13 | T _{SD} | Temperature shutdown pin. | |
| 10 | 14 | D _{GND} | Digital ground. | |
| 11 | 15 | IN _{TESTout} | Logic control input. | |
| 12 | 16 | IN _{RINGING} | Logic control input. | |
| 13 | 17 | IN _{TESTin} | Logic control input. | |
| 14 | 18 | LATCH | Data latch enable control input. | |
| 15 | 19 | R _{TESTout} | Ring lead of the TESTout bus. | |
| 16 | 20 | R _{RINGING} | Ringing generator source. | |
| | 21 | NC | No connection. | |
| 17 | 22 | R _{LINE} | Ring lead of the line side. | |
| 18 | 23 | R _{BAT} | Ring lead of the SLIC. | |
| 19 | 24 | R _{TESTin} | Ring lead of the TESTin bus. | |
| | 25 | NC | No connection. | |
| | 26 | NC | No connection. | |
| | 27 | NC | No connection. | |
| 20 | 28 | V_{BAT} | Battery supply. | |



1.3 Absolute Maximum Ratings

| Parameter | Minimum | Maximum | Unit |
|--|---------|----------------------|--------|
| +5 V power supply (V _{DD}) | -0.3 | 7 | V |
| Battery Supply | - | -85 | V |
| D _{GND} to F _{GND} separation | -5 | +5 | ٧ |
| Logic input voltage | -0.3 | V _{DD} +0.3 | V |
| Logic input to switch output isolation | - | 330 | V |
| Switch open-contact isolation (SW1, SW2, SW3, SW5, SW6, SW7, SW9, SW10) | - | 330 | V |
| Switch open-contact isolation (SW4) | - | 465 | V |
| Switch open-contact isolation (SW8) | - | 250 | V |
| Operating relative humidity | 5 | 95 | % |
| Operating temperature | -40 | +110 | လ လ |
| Storage temperature | -40 | +150 | င့ |

Absolute maximum electrical ratings are at 25°C

Absolute maximum ratings are stress ratings. Stresses in excess of these ratings can cause permanent damage to the device. Functional operation of the device at conditions beyond those indicated in the operational sections of this data sheet is not implied.

1.4 ESD Rating

| ESD Rating (Human Body Model) |
|-------------------------------|
| 1000 V |

1.5 General Conditions

Unless otherwise specified, minimum and maximum values are production testing requirements.

Typical values are characteristic of the device at 25°C and are the result of engineering evaluations. They are provided for informational purposes only and are not part of the manufacturing testing requirements.

Specifications cover the operating temperature range $T_A = -40^{\circ}C$ to $+85^{\circ}C$. Also, unless otherwise specified all testing is performed with $V_{DD} = +5V_{dc}$, logic low input voltage is $0V_{dc}$ and logic high input voltage is $+5V_{dc}$.



1.6 Switch Specifications

1.6.1 Break Switches, SW1 and SW2

| Parameter | Test Conditions | Symbol | Minimum | Typical | Maximum | Unit |
|---|--|------------------------|---------|---------|------------------------|------|
| | V_{SW1} (differential) = T_{LINE} to T_{BAT} V_{SW2} (differential) = R_{LINE} to R_{BAT} All-Off state. | | | | | |
| Off-State Leakage Current On Resistance On Resistance Matching DC current limit | +25° C, V _{SW} (differential) = -320 V to gnd V _{SW} (differential) = +260 V to -60 V | | | 0.1 | | |
| Leakage Current | +85° C, V_{SW} (differential) = -330 V to gnd V_{SW} (differential) = +270 V to -60 V | I _{SW} | - | | μΑ | |
| | -40° C, V_{SW} (differential) = -310 V to gnd V_{SW} (differential) = +250 V to -60 V | | | 0.1 | 28 - 0.8 | |
| | $I_{SW}(on) = \pm 10 \text{ mA}, \pm 40 \text{ mA},$ R_{BAT} and $T_{BAT} = -2 \text{ V}$ | | | | | |
| On Resistance | +25° C | R _{ON} | - | 14.5 | - | |
| | +85° C | | | 20.5 | 28 | Ω |
| | -40° C | | | 10.5 | 28 | |
| On Resistance Matching | Per SW1 & SW2 On Resistance test conditions. | ΔR_{ON} | - | 0.15 | 0.8 | Ω |
| | V_{SW} (on) = ±10 V, +25° C | | - | 225 | 0.8 | |
| DC current limit | V_{SW} (on) = ±10 V, +85° C | I _{SW} | 80 | 150 | - | mA |
| | V_{SW} (on) = ±10 V, -40° C | | - | 400 | - 28 - 0.8 - 425 | |
| Dynamic current limit $(t \le 0.5 \ \mu s)$ | Break switches on, all other switches off. Apply ±1 kV 10x1000 µs pulse with appropriate protection in place. | I _{SW} | - | 2.5 | - | А |
| | +25° C, Logic inputs = gnd, V _{SW} (T _{LINE} , R _{LINE}) = ±320 V | | - | 0.1 | | |
| Logic input to switch output isolation | +85° C, Logic inputs = gnd, V _{SW} (T _{LINE} , R _{LINE}) = ±330 V | I _{SW} | - | 0.3 | 1 | μΑ |
| | -40° C, Logic inputs = gnd, V _{SW} (T _{LINE} , R _{LINE}) = ±310 V | | - | 0.1 | | |
| dv/dt sensitivity | - | - | - | 500 | - | V/µs |



1.6.2 Ringing Return Switch, SW3

| Parameter | Test Conditions | Symbol | Minimum | Typical | Maximum | Unit |
|---|---|-----------------|----------|---------|-------------------------------|------|
| Off-State | V_{SW3} (differential) = T_{LINE} to $T_{RINGING}$ All-Off state. | | | | | |
| | +25° C, V _{SW} (differential) = -320 V to gnd V _{SW} (differential) = +260 V to -60 V | | | 0.1 | | |
| Leakage Current | +85° C, V_{SW} (differential) = -330 V to gnd V_{SW} (differential) = +270 V to -60 V | I _{SW} | 0.1 | μΑ | | |
| | -40° C, V _{SW} (differential) = -310 V to gnd V _{SW} (differential) = +250 V to -60 V | | | 0.1 | | |
| On Resistance | $I_{SW}(on) = \pm 0 \text{ mA}, \pm 10 \text{ mA}, +25^{\circ} \text{ C}$ | R _{ON} | - | 60 | - | Ω |
| | $I_{SW}(on) = \pm 0 \text{ mA}, \pm 10 \text{ mA}, +85^{\circ} \text{ C}$ | | | 85 | 0 - 5 110 5 - 20 5 - | |
| | I _{SW} (on) = ±0 mA, ±10 mA, -40° C | | | 45 | | |
| | V _{SW} (on) = ± 10 V, +25° C | | | | | |
| DC current limit | V_{SW} (on) = ± 10 V, +85° C | I_{SW} | 70 | 85 | - | mA |
| | V_{SW} (on) = ± 10 V, -40° C | | - | 210 | | |
| Dynamic current limit $(t \le 0.5 \ \mu s)$ | Ringing switches on, all other switches off. Apply ±1 kV 10x1000 μs pulse with appropriate protection in place. | I _{SW} | - | 2.5 | - | A |
| | +25° C, Logic inputs = gnd, V _{SW} (T _{RINGING} , T _{LINE}) = ±320 V | | | 0.1 | | |
| Logic input to switch output isolation | +85° C, Logic inputs = gnd, V _{SW} (T _{RINGING} , T _{LINE}) = ±330 V | I _{SW} | - | 0.3 | 1 | μΑ |
| | -40° C, Logic inputs = gnd, V _{SW} (T _{RINGING} , T _{LINE}) = ±310 V | | <u> </u> | 0.1 | | |
| dv/dt sensitivity | - | - | - | 500 | - | V/μs |



1.6.3 Ringing Switch, SW4

| Parameter | Test Conditions | Symbol | Minimum | Typical | Maximum | Unit |
|--|---|----------------------|---------|----------------|-----------------------------|------|
| | V_{SW4} (differential) = R_{LINE} to $R_{RINGING}$ All-Off state. | | | | 15 3 0.25 150 2 - 1 | |
| Parameter Off-State Leakage Current On Resistance On Voltage On-State Leakage Current Steady-State Current* Surge Current* Release Current Logic input to switch output isolation | +25° C V_{SW} (differential) = -255 V to +210 V V_{SW} (differential) = +255 V to -210 V | | | 0.05 | | |
| | +85° C V_{SW} (differential) = -270 V to +210 V V_{SW} (differential) = +270 V to -210 V | I _{SW} | - | 0.1 | 15 3 0.25 150 2 | μΑ |
| | -40° C V_{SW} (differential) = -245 V to +210 V V_{SW} (differential) = +245 V to -210 V | | | 0.05 | | |
| On Resistance | I_{SW} (on) = ±70 mA, ±80 mA | R _{ON} | - | 10 | 15 | Ω |
| On Voltage | I _{SW} (on) = ± 1 mA | V _{ON} | - | 1.5 | 3 | V |
| | Inputs set for ringing -Measure ringing generator current to ground. | I _{RINGING} | - | 0.1 | 0.25 | mA |
| Steady-State Current* | Inputs set for ringing mode. | I _{SW} | - | - | 150 | mA |
| Surge Current* | Ringing switches on, all other switches off. Apply ±1 kV 10x1000 μs pulse with appropriate protection in place. | I _{SW} | - | - | 2 | A |
| Release Current | SW4 transition from on to off. | IRINGING | - | 450 | - | μΑ |
| | +25° C, Logic inputs = gnd, V _{SW} (R _{RINGING} , R _{LINE}) = ±320 V | | | 0.1 | | |
| | +85° C, Logic inputs = gnd, V _{SW} (R _{RINGING} , R _{LINE}) = ±330 V | I _{SW} | - | 0.3 | 0.25 150 2 | μΑ |
| | -40° C, Logic inputs = gnd, V _{SW} (R _{RINGING} , R _{LINE}) = ±310 V | | | - 0.3 1 0.1 | | |
| dv/dt sensitivity | | | - | 500 | - | V/μs |
| *Secondary protection and | current limiting must prevent exceeding this para | ameter. | | | | |



1.6.4 TESTout Switches, SW5 and SW6

| Parameter | Test Conditions | Symbol | Minimum | Typical | Maximum | Unit |
|---|--|-----------------|---------|--|---------|------|
| Off-State | V_{SW5} (differential) = T_{LINE} to $T_{TESTOUT}$ V_{SW6} (differential) = R_{LINE} to $R_{TESTOUT}$ All-Off state. | | | | | |
| | +25° C, V _{SW} (differential) = -320 V to gnd V _{SW} (differential) = +260 V to -60 V | | | 0.1 | | |
| Leakage Current | VSW6 (differential) = RLINE to RTESTOUT All-Off state. +25° C, VSW (differential) = -320 V to gnd VSW (differential) = -320 V to gnd VSW (differential) = -330 V to gnd VSW (differential) = -330 V to gnd VSW (differential) = -330 V to gnd VSW (differential) = -310 V to 60 V -40° C VSW (differential) = -310 V to gnd VSW (differential) = -250 V to -60 V ISW (on) = ±10 mA, ±40 mA, +25° C ISW (on) = ±10 mA, ±40 mA, +85° C VSW (on) = ±10 V, +25° C VSW (on) = ±10 V, +25° C VSW (on) = ±10 V, +25° C VSW (on) = ±10 V, +40° C VSW (on) = ±10 V, -40° C V | μΑ | | | | |
| | V _{SW} (differential) = -310 V to gnd | | | 0.1 | | |
| On Resistance | I_{SW} (on) = ±10 mA, ±40 mA, +25° C | R _{ON} | - | 35 | - | Ω |
| | I_{SW} (on) = ±10 mA, ±40 mA, +85° C | | | 50 | 70 | |
| | I_{SW} (on) = ±10 mA, ±40 mA, -40° C | | | 26 | - | |
| | V _{SW} (on) = ±10 V, +25° C | I _{SW} | - | 140 | - | |
| DC current limit | V_{SW} (on) = ±10 V, +85° C | | 80 | 100 | - | mA |
| | V_{SW} (on) = ±10 V, -40° C | | - | 0.3 1 0.1 35 - 50 70 26 - 140 - 100 - 210 250 2.5 - 0.1 0.3 1 | | |
| Dynamic current limit $(t \le 0.5 \ \mu s)$ | off. Apply ±1 kV, 10x1000 μs pulse with | I _{SW} | - | 2.5 | - | А |
| | | | | | | |
| Logic input to switch output isolation | | | | 0.1 | | |
| | | I _{SW} | - | 0.3 | 1 | μΑ |
| | -40° C, Logic inputs = gnd, V _{SW} = ±310 V | | | 0.1 | | |
| dv/dt sensitivity | - | - | | 500 | - | V/µs |



1.6.5 Ringing Test Return Switch, SW7

| Parameter | Test Conditions | Symbol | Minimum | Typical | Maximum | Unit |
|--|---|-----------------|---------|---------|---------|------|
| | V _{SW7} (differential) = T _{TESTin} to | | | | | |
| | T _{RINGING} All-Off state. | | | | | |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | V _{SW} (differential) = -320 V to gnd | | | 0.1 | | |
| | μΑ | | | | | |
| | V _{SW} (differential) = -310 V to gnd | | | 0.1 | | |
| | I_{SW} (on) = ±10 mA, ±40 mA, +25° C | R _{ON} | on - | 60 | - | Ω |
| On Resistance | I_{SW} (on) = ±10 mA, ±40 mA, +85° C | | | 85 | 100 | |
| | I_{SW} (on) = ±10 mA, ±40 mA, -40° C | | | 45 | - 100 | |
| | V_{SW} (on) = ±10 V, +25° C | | - | 120 | | |
| DC current limit | V_{SW} (on) = ±10 V, +85° C | I _{SW} | 60 | 80 | - | mA |
| | V_{SW} (on) = ±10 V, -40° C | | - | 210 | | |
| Logic input to switch output isolation | +25° C, Logic inputs = gnd, V _{SW} (T _{RINGING} , T _{TESTin}) = ±320 V | | | 0.1 | | |
| | +85° C, Logic inputs = gnd, V _{SW} (T _{RINGING} , T _{TESTin}) = ±330 V | I _{SW} | - | 0.3 | 1 | μΑ |
| | -40° C, Logic inputs = gnd, V _{SW} (T _{RINGING} , T _{TESTin}) = ±310 V | | | 0.1 | | l |
| dv/dt sensitivity | - | - | | 500 | - | V/μs |



1.6.6 Ringing Test Switch, SW8

| Parameter | Test Conditions | Symbol | Minimum | Typical | Maximum | Unit |
|--|--|-----------------|---------|---------|---------|------|
| | V_{SW8} (differential) = R_{TESTin} to $R_{RINGING}$ All-Off state. | | | | | |
| Off-State | +25° C, V_{SW} (differential) = -60 V to +175 V | | | 0.05 | | |
| Leakage current | $+85^{\circ}$ C, V_{SW} (differential) = -60 V to +175 V | I _{SW} | - | 0.1 | 1 | μΑ |
| | -40° C, V _{SW} (differential) = -60 V to +175 V | | | 0.05 | | |
| On Resistance | $I_{SW(ON)} = \pm 70 \text{ mA}, \pm 80 \text{ mA}$ | R _{ON} | - | 35 | - | Ω |
| On Voltage | I _{SW(ON)} = ±1 mA | V _{ON} | - | 0.75 | 1.5 | V |
| Steady-State Current* | Inputs set for ringing test mode. | I _{SW} | - | - | 100 | mA |
| Surge Current* | Inputs set for ringing test mode. | I _{SW} | - | - | 1 | Α |
| Release Current | SW4 transition from on to off. | I _{SW} | - | 450 | - | μΑ |
| | +25° C, Logic inputs = gnd, V _{SW} (R _{RINGING} , R _{TESTin}) = ±320 V, | | | 0.1 | | |
| Logic input to switch output isolation | +85° C, Logic inputs = gnd, V _{SW} (R _{RINGING} , R _{TESTin}) = ±330 V, | I _{SW} | - | 0.3 | 0.3 1 | μΑ |
| | -40° C, Logic inputs = gnd, V _{SW} (R _{RINGING} , R _{TESTin}) = ±310 V, | | | 0.1 | | |
| dv/dt sensitivity | - | - | | 500 | - | V/µs |
| *Protection and current limi | ting must prevent exceeding this parameter. | | | | | |



1.6.7 TESTin Switches, SW9 and SW10

| Parameter | Test Conditions | Symbol | Minimum | Typical | Maximum | Unit |
|--|---|-----------------|---------|---------|---------|------|
| | V_{SW9} (differential) = T_{TESTin} to T_{BAT} V_{SW10} (differential) = R_{TESTin} to R_{BAT} All-Off state. | | | | | |
| Off-state leakage current | +25° C, V _{SW} (differential) = -320 V to gnd V _{SW} (differential) = +260 V to -60 V | | | 0.1 | | |
| | +85° C, V _{SW} (differential) = -330 V to gnd V _{SW} (differential) =+270 V to -60 V | I _{SW} | - | 0.3 | 1 | μΑ |
| | -40° C, V _{SW} (differential) = -310 V to gnd V _{SW} (differential) = +250 V to -60 V | | | 0.1 | | |
| | I_{SW} (on) = ±10 mA, ±40 mA, +25° C | | | 35 | - | |
| On Resistance | I_{SW} (on) = ±10 mA, ±40 mA, +85° C | R _{ON} | - | 50 | 70 | Ω |
| | I_{SW} (on) = ±10 mA, ±40 mA, -40° C | | | 26 | - | |
| | V_{SW} (on) = ±10 V, +25° C | | - | 160 | - | |
| DC current limit | V_{SW} (on) = ±10 V, +85° C | I _{SW} | 80 | 110 | - | mA |
| | V_{SW} (on) = ±10 V, -40° C | | - | 210 | 250 | |
| | +25° C, Logic inputs = gnd, V _{SW} (T _{TESTin} , R _{TESTin}) = ±320 V | | | 0.1 | | |
| Logic input to switch output isolation | +85° C, Logic inputs = gnd, V _{SW} (T _{TESTin} , R _{TESTin}) = ±330 V | I _{SW} | - | 0.3 | 1 | μΑ |
| | -40° C, logic inputs = gnd, V _{SW} (T _{TESTin} , R _{TESTin}) = ±310 V | | | 0.1 | | |
| dv/dt sensitivity | - | - | | 500 | - | V/µs |



1.7 Digital I/O Electrical Specifications

| Parameter | Test Conditions | Symbol | Minimum | Typical | Maximum | Unit |
|--|--|----------------------|---------|-----------------|---------|------|
| Input Characteristics | | | | | | |
| Input voltage, Logic low | Input voltage falling | V _{IL} | 0.8 | 1.1 | - | V |
| Input voltage, Logic high | Input voltage rising | V _{IH} | - | 1.7 | 2.0 | V |
| Input leakage current, IN _{RINGING} , IN _{TESTin} , and IN _{TESTout} Logic high | V _{DD} = 5.5 V, V _{BAT} = -75 V, V _{IH} = 2.4V | I _{IH} | - | 0.1 | 1 | μΑ |
| Input leakage current, IN _{RINGING} , IN _{TESTin} , and IN _{TESTout} Logic low | $V_{DD} = 5.5 \text{ V}, V_{BAT} = -75 \text{ V}, V_{IL} = 0.4 \text{V}$ | Ι _Ι | - | 0.1 | 1 | μΑ |
| Input leakage current, LATCH Logic high | V _{DD} = 4.5 V, V _{BAT} = -75 V, V _{IH} = 2.4V | I _{IH} | 7 | 19 | - | μΑ |
| LATCH Pull-up Minimum Load | V_{DD} = 4.5 V, V_{BAT} = -75 V, I_{IN} = -10 μ A Latch input transitions to logic high. | Logic = High | True | | | |
| Input leakage current, LATCH Logic low | $V_{DD} = 5.5 \text{ V}, V_{BAT} = -75 \text{ V}, V_{IL} = 0.4 \text{V}$ | I _{IL} | - | 47 | 125 | μΑ |
| Input leakage current, T _{SD} Logic high | $V_{DD} = 5.5 \text{ V}, V_{BAT} = -75 \text{ V}, V_{IH} = V_{DD}$ | I _{IH} | 10 | 16 | 30 | μΑ |
| Input leakage current, T _{SD} Logic low | V _{DD} = 5.5 V, V _{BAT} = -75 V, V _{IL} = 0.4V | I _{IL} | 10 | 16 | 30 | μΑ |
| Output Characteristics | | | | | 1 | |
| Output voltage, T _{SD} Logic high | $V_{DD} = 5.5 \text{ V}, V_{BAT} = -75 \text{ V}, I_{TSD} = 10 \mu A$ | V _{TSD_off} | 2.4 | V _{DD} | - | V |
| Output voltage, T _{SD} Logic low | $V_{DD} = 5.5 \text{ V}, V_{BAT} = -75 \text{ V}, I_{TSD} = 1 \text{mA}$ | V _{TSD_on} | - | 0 | 0.4 | V |



1.8 Voltage and Power Specifications

| Parameter | Test Conditions | Symbol | Minimum | Typical | Maximum | Unit |
|--|---|----------------------|-----------------------|-----------------|----------------------|-------------------|
| Voltage Requirements | | | | | | |
| V_{DD} | - | V _{DD} | 4.5 | 5.0 | 5.5 | V |
| V _{BAT} ¹ | - | V _{BAT} | -19 | -48 | -72 | V |
| ¹ V _{BAT} is used only for international drops below -15 V | al protection circuitry. If V _{BAT} rises above-10 V | , the device will en | ter the all-off state | and will remain | in the all-off state | until the battery |
| Power Specifications | | | | | | |
| D | V_{DD} = 5 V, V_{BAT} = -48 V, V_{IH} = 2.4V, V_{IL} = 0.4V, Measure I_{DD} and I_{BAT} , | | | | | |
| Power consumption | Talk and All-Off States | Р | - | 4.7 | 10.5 | mW |
| | All other states | Р | - | 5.2 | 10.5 | mW |
| V _{DD} current in talk and all-off states | V _{DD} = 5 V, V _{BAT} = -48 V, V _{IH} = 2.4V, | I _{DD} | - | 0.9 | 2.0 | A |
| V _{DD} current in all other states | $V_{IL} = 0.4V$ | I _{DD} | - | 1.0 | 2.0 | mA mA |
| V _{BAT} current in any state | $V_{DD} = 5V, V_{BAT} = -48 \text{ V}, V_{IH} = 2.4V, V_{IL} = 0.4V$ | | - | 4 | 10 | μΑ |

1.9 Protection Circuitry Electrical Specifications

| Parameter | Conditions | Symbol | Minimum | Typical | Maximum | Unit |
|---|---|---|---------------------|---------|---------------------|------|
| Protection Diode Bridg | e | | | | | |
| Forward Voltage drop, continuous current (50/60 Hz) | Apply ± dc current limit of break switches | V _F | - | 2.8 | 3.5 | V |
| Forward Voltage drop, surge current | Apply ± dynamic current limit of break switches | V _F | - | 5 | - | |
| Optional Protection SC | R | <u> </u> | | | | |
| Surge current | - | - | - | - | * | Α |
| Trigger current: | SCR activates, +25° C | | | 150 | | mΛ |
| Current into V _{BAT} pin. | SCR activates, +85° C | I _{TRIG} | - | 80 | | mA |
| Hold current: Current through protection SCR | SCR remains active, +25° C | l | - | 220 | | mA |
| | SCR remains active, +85° C | I _{HOLD} | 110 | 145 | | IIIA |
| Gate trigger voltage | I _{GATE} = I _{TRIGGER} § | V _{TBAT} or V _{RBAT} | V _{BAT} -4 | - | V _{BAT} -2 | V |
| Reverse leakage current | V _{BAT} = -48 V | I _{VBAT} | - | - | 1.0 | μΑ |
| 0 | 0.5 A, t = 0.5 μs | V _{TBAT} or | | -3 | | M |
| On-state voltage | 2.0 A, t = 0.5 μs | V_{RBAT} | - | -5 | - | V |
| Temperature Shutdown | Specifications | 11 | 1 | | | |
| Shutdown activation temperature | Not production tested - limits are | T _{TSD_on} | 110 | 125 | 150 | °C |
| Shutdown circuit hysteresis | guaranteed by design and Quality Control sampling audits. | T _{TSD_off} | 10 | - | 25 | °C |
| à | rith appropriate secondary protection in place. I _{TRIGGER} for the internal SCR to activate. | | | | | |



1.10 Truth Tables

1.10.1 Truth Table for CPC7593xA and CPC7593xB

| State | IN _{RINGING} | IN _{TESTin} | IN _{TESTout} | Latch | T _{SD} | TESTin Switches | Break Switches | Ringing Test Switches | Ringing Switches | TESTout Switches |
|---------------------------------------|------------------------------------|----------------------|-----------------------|-------------------------------|--------------------|----------------------|-------------------|-----------------------------|---------------------|---------------------|
| Talk | 0 | 0 | 0 | | Off | On | Off | Off | Off | |
| TESTout | 0 | 0 | 1 | | | Off | Off | Off | Off | On |
| TESTin | 0 | 1 | 0 | | | On | Off | Off | Off | Off |
| Simultaneous TESTin and TESTout | 0 | 1 | 1 | 0 | | On | Off | Off | Off | On |
| Ringing | 1 | 0 | 0 | | Z ¹ | Off | Off | Off | On | Off |
| Ringing Generator Test | 1 | 1 | 0 | | | Off | Off | On | Off | Off |
| Latched | X | Χ | Х | 1 | | Unchanged | Unchanged | Unchanged | Unchanged | Unchanged |
| | 1 | 0 | 1 | 0 | | Off | Off | Off | Off | Off |
| All-Off | 1 | 1 | 1 | 0 | | Off | Off | Off | Off | Off |
| | Х | Χ | X | Χ | 0 | Off | Off | Off | Off | Off |
| 1 Z = High Impedance | e. If T _{SD} is tied higl | h, thermal shutdov | vn is disabled, ther | efore T _{SD} must be | e allowed to float | for the thermal shut | tdown mechanism | function normally. | | |

1.10.2 Truth Table for CPC7593xC and CPC7593xD

| State | IN _{RINGING} | IN _{TESTin} | IN _{TESTout} | Latch | T _{SD} | TESTin Switches | Break Switches | Ringing Test Switches | Ringing Switches | TESTout Switches |
|---|-----------------------|----------------------|-----------------------|--------|------------------|--------------------|-------------------|-----------------------------|---------------------|---------------------|
| Talk | 0 | 0 | 0 | | | Off | On | Off | Off | Off |
| TESTout | 0 | 0 | 1 | | | Off | Off | Off | Off | On |
| TESTin | 0 | 1 | 0 | | 0 Z ¹ | On | Off | Off | Off | Off |
| Simultaneous TESTin and TESTout | 0 | 1 | 1 | - - | | On | Off | Off | Off | On |
| Ringing | 1 | 0 | 0 | • | | Off | Off | Off | On | Off |
| Ringing Generator Test | 1 | 1 | 0 | 0 | | Off | Off | On | Off | Off |
| Simultaneous TESTout and Ringing Generator Test | 1 | 1 | 1 | | | Off | Off | On | Off | On |
| Latched | Χ | Χ | Х | 1 | | Unchanged | Unchanged | Unchanged | Unchanged | Unchanged |
| All Off | 1 | 0 | 1 | 0 | | Off | Off | Off | Off | Off |
| All-Off | Χ | Χ | Х | Χ | 0 | Off | Off | Off | Off | Off |



2. Functional Description

2.1 Introduction

The CPC7593 has the following states:

- Talk. Loop break switches SW1 and SW2 closed, all other switches open.
- Ringing. Ringing switches SW3 and SW4 closed, all other switches open.
- **TESTout**. Testout switches SW5 and SW6 closed, all other switches open.
- Ringing generator test. SW7 and SW8 closed, all other switches open.
- TESTin. Testin switches SW9 and SW10 closed, all other switches open.
- Simultaneous TESTin and TESTout. SW9, SW10, SW5, and SW6 closed, all other switches open.
- Simultaneous TESTout and Ringing generator test. SW5, SW6, SW7, and SW8 closed, all other switches open (only on the xC and xD versions).
- · All-Off. All switches open.

See "Truth Tables" on page 14 for more information.

The CPC7593 offers break-before-make and make-before-break switching from the ringing state to the talk state with simple TTL level logic input control. Solid-state switch construction means no impulse noise is generated when switching during ringing cadence or ring trip, eliminating the need for external zero-cross switching circuitry. State-control is via TTL logic-level input so no additional driver circuitry is required. The linear line break switches SW1 and SW2 have exceptionally low $R_{\mbox{\scriptsize ON}}$ and excellent matching characteristics. The ringing switch, SW4, has a minimum open contact breakdown voltage of 465 V at +25°C, sufficiently high with proper protection to prevent breakdown in the presence of a transient fault condition (i.e., passing the transient on to the ringing generator).

Integrated into the CPC7593 is an over-voltage clamping circuit, active current limiting, and a thermal shutdown mechanism to provide protection to the SLIC during a fault condition. Positive and negative lightning surge currents are reduced by the current limiting circuitry and hazardous potentials are diverted away from the SLIC via the protection diode bridge or the optional integrated protection SCR. Power-cross potentials are also reduced by the current limiting and thermal shutdown circuits.

To protect the CPC7593 from an overvoltage fault condition, the use of a secondary protector is required. The secondary protector must limit the voltage seen at the T_{LINE} and R_{LINE} terminals to a level below the maximum breakdown voltage of the switches. To minimize the stress on the solid-state contacts, use of a foldback or crowbar type secondary protector is highly recommended. With proper selection of the secondary protector, a line card using the CPC7593 will meet all relevant ITU, LSSGR, TIA/EIA and IEC protection requirements.

The CPC7593 operates from a single +5 V supply only. This gives the device extremely low idle and active power consumption with virtually any range of battery voltage. The battery voltage used by the CPC7593 has a two fold function. For protection purposes it is used as a fault condition current source for the internal integrated protection circuitry. Secondly, it is used as a reference so that in the event of battery voltage loss, the CPC7593 will enter the all-off state.

2.2 Under Voltage Switch Lock Out Circuitry

2.2.1 Introduction

Smart logic in the CPC7593 now provides for switch state control during both power up and power loss transitions. An internal detector is used to evaluate the V_{DD} supply to determine when to de-assert the under voltage switch lock out circuitry with a rising V_{DD} and when to assert the under voltage switch lock out circuitry with a falling V_{DD} . Any time unsatisfactory low V_{DD} conditions exist, the lock out circuit overrides user switch control by blocking the information at the external input pins and conditioning internal switch commands to the all-off state. Upon restoration of V_{DD} , the switches will remain in the all-off state until the LATCH input is pulled low.

The rising V_{DD} switch lock-out release threshold is internally set to ensure all internal logic is properly biased and functional before accepting external switch commands from the inputs to control the switch states. For a falling V_{DD} event, the lock-out threshold is set to assure proper logic and switch behavior up to the moment the switches are forced off and external inputs are suppressed.



To facilitate hot plug insertion and system power up state control, the LATCH pin has an integrated weak pull up resistor to the V_{DD} power rail that will hold a non-driven LATCH pin at a logic high state. This enables board designers to use the CPC7593 with FPGAs and other devices that provide high impedance outputs during power up and logic configuration. The weak pull up allows a fan out of up to 32 when the system's LATCH control driver has a logic low minimum sink capability of 4mA.

2.2.2 Hot Plug and Power Up Circuit Design Considerations

There are six possible start up scenarios that can occur during power up. They are:

- 1. All inputs defined at power up & LATCH = 0
- 2. All inputs defined at power up & LATCH = 1
- 3. All inputs defined at power up & LATCH = Z
- 4. All inputs not defined at power up & LATCH = 0
- 5. All inputs not defined at power up & LATCH = 1
- 6. All inputs not defined at power up & LATCH = Z

Under all of the start up situations listed above the CPC7593 will hold all of it's switches in the all-off state during power up. When V_{DD} requirements have been satisfied the LCAS will complete it's start up procedure in one of three conditions.

For start up scenario 1 the CPC7593 will transition from the all-off state to the state defined by the inputs when V_{DD} is valid.

For start up scenarios 2, 3, 5, and 6 the CPC7593 will power up in the all-off state and remain there until the LATCH pin is pulled low. This allows for an indefinite all-off state for boards inserted into a powered system but are not configured for service or boards that need to wait for other devices to be configured first.

Start up scenario 4 will start up with all switches in the all-off state but upon the acceptance of a valid V_{DD} the LCAS will revert to any one of the legitimate states listed in the truth tables and there after may randomly change states based on input pin leakage currents and loading. Because the LCAS state after power up can not be predicted with this start up condition it should never be utilized.

On designs that do not wish to individually control the LATCH pins of multi-port cards it is possible to bus many (or all) of the LATCH pins together to create a single board level input enable control.

2.3 Switch Logic

2.3.1 Start-up

The CPC7593 uses smart logic to monitor the V_{DD} supply. Any time the V_{DD} is below an internally set threshold, the smart logic places the control logic to the all-off state. An internal pullup on the LATCH pin locks the CPC7593 in the all-off state following start-up until the LATCH pin is pulled down to a logic low. Prior to the assertion of a logic low at the LATCH pin, the switch control inputs must be properly conditioned.

2.3.2 Switch Timing

The CPC7593 provides, when switching from the ringing state to the talk state, the ability to control the release timing of the ringing switches SW3 and SW4 relative to the state of the break switches SW1 and SW2 using simple TTL logic-level inputs. The two available techniques are referred to as make-before-break and break-before-make operation. When the switch contacts of SW1 and SW2 are closed (made) before the ringing switch contacts of SW3 and SW4 are opened (broken), this is referred to as make-before-break operation. Break-before-make operation occurs when the ringing contacts of SW3 and SW4 are opened (broken) before the switch contacts of SW1 and SW2 are closed (made). With the CPC7593, make-before-break and break-before-make operations can easily be accomplished by applying the proper sequence of logic-level inputs to the device.

The logic sequences for either mode of operation are given in "Make-Before-Break Operation Logic Table (Ringing to Talk Transition)" on page 17, "Break-Before-Make Operation Logic Table (Ringing to Talk Transition)" on page 17 and "Alternate Break-Before-Make Operation Logic Table (Ringing to Talk Transition)" on page 18. Logic states and explanations are shown in "Truth Tables" on page 14.

2.3.3 Make-Before-Break Operation

To use make-before-break operation, change the logic inputs from the ringing state directly to the talk state. Application of the talk state opens the ringing return switch, SW3, as the break switches SW1 and SW2 close. The ringing switch, SW4, remains closed until the next zero-crossing of the ringing current. While in the make-before-break state, ringing potentials in excess of the CPC7593 protection circuitry thresholds will be diverted away from the SLIC.



| 221 | Make-Before-Break Opera | ation Logic Table | /Pinging to | Talk Transition |
|-------|-------------------------|-------------------|----------------|--------------------|
| 2.3.4 | Wake-Deloie-Dieak Opera | alion Louic Table | (hilligilig to | iaik iiaiisilioii) |

| State | IN _{RINGING} | IN _{TESTin} | IN _{TESTout} | Latch | T _{SD} | Timing | Break Switches | Ringing Return Switch (SW3) | Ringing Switch (SW4) | Test Switches |
|---------------------------|-----------------------|----------------------|-----------------------|-------|-----------------|---|-------------------|--------------------------------------|----------------------------|------------------|
| Ringing | 1 | 0 | 0 | | | - | Off | On | On | Off |
| Make- Before- Break | 0 | 0 | 0 | 0 | Z | SW4 waiting for next zero-current crossing to turn off. Maximum time is one-half of the ringing cycle. In this transition state, current that is limited to the break switch dc current limit value will be sourced from the ring node of the SLIC. | On | Off | On | Off |
| Talk | 0 | 0 | 0 | | | Zero-cross current has occurred | On | Off | Off | Off |

2.3.5 Break-Before-Make Operation

Break-before-make operation of the CPC7593 can be achieved using two different techniques.

The first method uses manipulation of the ($IN_{RINGING}$, IN_{TESTin} , $IN_{TESTout}$) logic inputs as shown in "Break-Before-Make Operation Logic Table (Ringing to Talk Transition)" on page 17.

- At the end of the ringing state apply the all-off state (1,0,1). This releases the ringing return switch (SW3) while the ringing switch remains on waiting for the next zero current event.
- Hold the all-off state for at least one-half of a ringing cycle to assure that a zero crossing event occurs and that the ringing switch (SW4) has opened.
- 3. Apply inputs for the next desired state. For the talk state, the inputs would be (0,0,0).

Break-before-make operation occurs when the ringing switch opens before the break switches SW1 and SW2 close.

2.3.6 Break-Before-Make Operation Logic Table (Ringing to Talk Transition)

| State | IN _{RINGING} | IN _{TESTin} | IN _{TESTout} | Latch | T _{SD} | Timing | Break Switches | Ringing Return Switch (SW3) | Ringing Switch (SW4) | Test Switches |
|-----------------------------|-----------------------|----------------------|-----------------------|---------------------|-------------------|--|-------------------|--------------------------------------|----------------------------|------------------|
| Ringing | 1 | 0 | 0 | | | - | Off | On | On | Off |
| All-off * | 1 | 0 | 1 | 0 | | Hold this state for at least one-half of ringing cycle. SW4 waiting for zero current to turn off. | Off | Off | On | Off |
| Break- Before- Make * | 1 | 0 | 1 | | | Zero current has occurred. SW4 has opened | Off | Off | Off | Off |
| Talk | 0 | 0 | 0 | | | Break switches close. | On | Off | Off | Off |
| * For the CPC7 | 593xA/B version | s the input patt | ern (1,1,1) may a | lso be used for the | ne all-off state. | • | • | | | |

2.3.7 Alternate Break-Before-Make Operation

The second break-before-make method is also available for use with all versions of the CPC7593. As shown in "Truth Table for CPC7593xA and CPC7593xB" on

page 14 and "Truth Table for CPC7593xC and CPC7593xD" on page 14, the bi-directional T_{SD} interface disables all of the CPC7593 switches when pulled to a logic low.



Although logically disabled, an active (closed) ringing switch (SW4) will remain closed until the next current zero crossing event.

As shown in the table "Break-Before-Make Operation Logic Table (Ringing to Talk Transition)" on page 17, this operation is similar to the one shown in "Alternate Break-Before-Make Operation Logic Table (Ringing to Talk Transition)" on page 18, except in the method used to select the all-off state and when the IN_{RINGING}, IN_{TESTin} and IN_{TESTout} inputs are reconfigured for the talk state.

- Pull T_{SD} to a logic low to end the ringing state.
 This opens the ringing return switch (SW3) and prevents any other switches from closing.
- Keep T_{SD} low for at least one-half the duration of the ringing cycle period to allow sufficient time for a zero crossing current event to occur and for the

- circuit to enter the break before make state.
- During the T_{SD} low period, set the IN_{RINGING}, IN_{TESTin} and IN_{TESTout} inputs to the talk state (0,0,0).
- 4. Release T_{SD} allowing the internal pull-up to activate the break switches.

When using T_{SD} as an input, the two recommended states are "0" which over rides logic input pins and forces an all-off state and "Z" which allows switch control via the logic input pins and operation of the thermal shutdown mechanism. This requires the use of an open-collector type buffer.

Forcing T_{SD} to a logic high disables the thermal shutdown circuit and is therefore not recommended as this could lead to device damage or destruction in the presence of excessive tip or ring potentials.

| State | IN _{RINGING} | IN _{TESTin} | IN _{TESTout} | Latch | T _{SD} | Timing | Break Switches | Ringing Return Switch (SW3) | Ringing Switch (SW4) | Test Switches |
|---------------------------|-----------------------|----------------------|-----------------------|-------|-----------------|--|-------------------|--------------------------------------|----------------------------|------------------|
| Ringing | 1 | 0 | 0 | 0 | Z | - | Off | On | On | Off |
| All-off | 1 | 0 | 1 | X | 0 | Hold this state for at least one-half of ringing cycle. SW4 waiting for zero current to turn off. | Off | Off | On | Off |
| Break- Before- Make | 0 | 0 | 0 | | | Zero current has occurred. SW4 has opened | Off | Off | Off | Off |
| Talk | 0 | 0 | 0 | 0 | Z | Break switches close. | On | Off | Off | Off |

2.4 Data Latch

The CPC7593 has an integrated transparent data latch. The latch enable operation is controlled by TTL logic input levels at the LATCH pin. Data input to the latch are via the input pins, while the output of the data latch are internal nodes used for state control. When the LATCH enable control pin is at logic 0 the data latch is transparent and the input data control signals flow directly through the latch to the state control circuitry. A change in input will be reflected by a change in switch state. Whenever the LATCH enable control pin is at logic 1, the latch is active and data is locked. Subsequent input changes will not result in a change to the control logic or affect the existing switch state.

Switches will remain in the state they were in when the LATCH pin changes from logic 0 to logic 1 and will not respond to changes in input as long as the latch is at logic 1. However, neither the T_{SD} input nor the T_{SD} output control functions are affected by the latch function. Since internal thermal shutdown control and external "All-off" control is not affected by the state of the LATCH enable input, T_{SD} will override state control.



2.5 T_{SD} Pin Description

The T_{SD} pin is a bi-directional I/O structure with an internal pull up sourced from V_{DD} . As an output, this pin indicates the status of the thermal shutdown circuitry. Typically, during normal operation, this pin will be pulled up to V_{DD} but under fault conditions that create excess thermal loading the CPC7593 will enter thermal shutdown and a logic low will be output.

As an input, the T_{SD} pin can be utilized to place the CPC7593 into the "All-Off" state by simply pulling the input low via an open collector type buffer. Using a standard output with an active drive logic high capability may disable the thermal shutdown mechanism. Without the ability to enter thermal shutdown during a fault condition, permanent damage to the CPC7593 will occur.

Under no circumstances should the T_{SD} pin be pulled high via an external device. The CPC7593's internal pull up has a nominal value of 16 μ A.

2.6 Ringing Switch Zero-Cross Current Turn Off

After the application of a logic input to turn SW4 off, the ringing switch is designed to delay the change in state until the next zero-crossing. Once on, the switch requires a zero-current cross to turn off, and therefore should not be used to switch a pure DC signal. The switch will remain in the on state no matter the logic input until the next zero crossing. These switching characteristics will reduce and possibly eliminate overall system impulse noise normally associated with ringing switches. See Clare application note AN-144, Impulse Noise Benefits of Line Card Access Switches for more information. The attributes of ringing switch SW4 may make it possible to eliminate the need for a zero-cross switching scheme. A minimum impedance of 300 Ω in series with the ringing generator is recommended.

2.7 Power Supplies

Both a +5 V supply and battery voltage are connected to the CPC7593. Switch state control is powered exclusively by the +5 V supply. As a result, the CPC7593 exhibits extremely low power consumption during active and idle states.

Although battery power is not used for switch control, it is required to supply trigger current for the integrated internal protection circuitry SCR during fault conditions. This integrated SCR is designed to activate whenever the voltage at T_{BAT} or R_{BAT} drops 2 to 4 V below the applied voltage on the V_{BAT} pin.

Because the battery supply at this pin is required to source trigger current during negative overvoltage fault conditions at tip and ring, it is important that the net supplying this current be a low impedance path for high speed transients such as lightning. This will permit trigger currents to flow enabling the SCR to activate and thereby prevent a fault induced negative overvoltage event at the T_{BAT} or R_{BAT} nodes.

2.8 Battery Voltage Monitor

The CPC7593 also uses the V_{BAT} pin to monitor battery voltage. If the system battery voltage is lost, the CPC7593 immediately enters the all-off state. It remains in this state until the system battery voltage is restored. The device also enters the all-off state if the battery voltage rises more positive than about –10 V and remains in the all-off state until the battery voltage drops below –15 V. This battery monitor feature draws a small current from the battery (less than 1 μ A typical) and will add slightly to the device's overall power dissipation.

This monitor function performs properly if the CPC7593 and SLIC share a common battery supply origin. Otherwise, if battery is lost to the CPC7593 but not to the SLIC, then the V_{BAT} pin will be internally biased by the potential applied at the T_{BAT} or R_{BAT} pins via the internal protection circuitry SCR trigger current path.

2.9 Protection

2.9.1 Diode Bridge/SCR

The CPC7593 uses a combination of current limited break switches, a diode bridge/SCR clamping circuit, and a thermal shutdown mechanism to protect the SLIC device or other associated circuitry from damage during line transient events such as lightning. During a positive transient condition, the fault current is conducted through the diode bridge to ground via $F_{GND}.$ Voltage is clamped to a diode drop above ground. During a negative transient of 2 to 4 V more negative than the voltage source at $V_{BAT},$ the SCR conducts and faults are shunted to F_{GND} via the SCR or the diode bridge.

In order for the SCR to crowbar or foldback, the SCR's on-voltage (see "Protection Circuitry Electrical Specifications" on page 13) must be less than the applied voltage at the V_{BAT} pin. If the V_{BAT} voltage is less negative than the SCR on-voltage, or if the V_{BAT} supply is unable to source the trigger current, the SCR will not crowbar.



For power induction or power-cross fault conditions, the positive cycle of the transient is clamped to a diode drop above ground and the fault current is directed to ground. The negative cycle of the transient will cause the SCR to conduct when the voltage exceeds the V_{BAT} reference voltage by two to four volts, steering the fault current to ground.

Note: Neither the CPC7593xB or the CPC7593xD contains the protection SCR but instead uses a diode bridge to clamp both polarities of a fault transient. These diodes direct the negative potential's fault current to the V_{BAT} pin.

2.9.2 Current Limiting function

If a lightning strike transient occurs when the device is in the talk state, the current is passed along the line to the integrated protection circuitry and restricted by the dynamic current limit response of the active switches. During the talk state when a 1000V 10x1000 μS pulse (GR-1089-CORE lightning) is applied to the line though a properly clamped external protector, the current seen at T_{LINE} or R_{LINE} will be a pulse with a typical magnitude of 2.5 A and a duration of less than 0.5 μs .

If a power-cross fault occurs with the device in the talk state, the current is passed though the break switches SW1 and SW2 on to the integrated protection circuit but is limited by the dynamic DC current limit response of the two break switches. The DC current limit specified over temperature is between 80 mA and 425 mA, and the circuitry has a negative temperature coefficient. As a result, if the device is subjected to extended heating due to a power cross fault condition, the measured current into T_{LINE} or R_{LINE} will decrease as the device temperature increases. If the device temperature rises sufficiently, the temperature shutdown mechanism will activate and the device will enter the all-off state.

2.10 Thermal Shutdown

The thermal shutdown mechanism will activate when the device die temperature reaches a minimum of 110° C, placing the device in the all-off state regardless of IN_{RINGING}, IN_{TESTin} and IN_{TESTout} logic inputs. During thermal shutdown events the T_{SD} pin will output a logic low with a nominal 0 V level. A logic high is output from the T_{SD} pin during normal operation with a typical output level equal to V_{DD} .

If presented with a short duration transient such as a lightning event, the thermal shutdown feature will typically not activate. But in an extended power-cross event, the device temperature will rise and the thermal shutdown mechanism will activate forcing the switches to the all-off state. At this point the current measured into T_{LINE} or R_{LINE} will drop to zero. Once the device enters thermal shutdown it will remain in the all-off state until the temperature of the die drops below the deactivation level of the thermal shutdown circuit. This permits the device to return to normal operation. If the transient has not passed, current will again flow up to the value allowed by the dynamic DC current limiting of the switches and heating will resume, reactivating the thermal shutdown mechanism. This cycle of entering and exiting the thermal shutdown mode will continue as long as the fault condition persists. If the magnitude of the fault condition is great enough, the external secondary protector will activate shunting the fault current to ground.

The thermal shutdown mechanism of the CPC7593 will be disabled by forcing a logic 1 to T_{SD} . Therefore, only an open-collector or open-drain type interface should be used to control the T_{SD} pin's input function.

2.11 External Protection Elements

The CPC7593 requires only over voltage secondary protection on the loop side of the device. The integrated protection feature described above negates the need for additional external protection on the SLIC side. The secondary protector must limit voltage transients to levels that do not exceed the breakdown voltage or input-output isolation barrier of the CPC7593. A foldback or crowbar type protector is recommended to minimize stresses on the CPC7593.


Consult Clare's application note, AN-100, "Designing Surge and Power Fault Protection Circuits for Solid State Subscriber Line Interfaces" for equations related to the specifications of external secondary protectors, fused resistors and PTCs.




3. Manufacturing Information

3.1 Mechanical Dimensions


3.1.1 CPC7593Z - 20 Pin SOIC Package









3.1.2 CPC7593B - 28 Pin SOIC Package





3.1.3 CPC7593M - 28 Pin MLP Package




NOTE: For optimum solder joint size, MLP package printed circuit board lands should extend no more than 0.05 mm past the chip post on the short sides, and no more than 0.025 mm past the chip posts on the long sides.

As the metallic pad on the bottom of the MLP package is connected to the substrate of the die, Clare recommends that no printed circuit board traces cross this area to avoid potential shorting issues.




3.2 Tape and Reel Specifications


3.2.1 CPC7593Z - Tape and Reel Dimensions



3.2.2 CPC7593B - Tape and Reel Dimensions



3.2.3 CPC7593M - Tape and Reel Dimensions





3.3 Soldering

3.3.1 Moisture Reflow Sensitivity

Clare has characterized the moisture reflow sensitivity of LCAS products using IPC/JEDEC standard J-STD-020. Moisture uptake from atmospheric humidity occurs by diffusion. During the solder reflow process, in which the component is attached to the PCB, the whole body of the component is exposed to high process temperatures. The combination of moisture uptake and high reflow soldering temperatures may lead to moisture induced delamination and cracking of the component. To prevent this, this component must be handled in accordance with IPC/JEDEC standard J-STD-020 per the labelled moisture sensitivity level (MSL), Level 1 for the SOIC packages, and Level 3 for the MLP package.

3.3.2 Reflow Profile

Recommended soldering processes are limited to 245°C component body temperature for 10 seconds.

3.4 Washing

Clare does not recommend ultrasonic cleaning of LCAS parts

For additional information please visit www.clare.com

Clare, Inc. makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication and reserves the right to make changes to specifications and product descriptions at any time without notice. Neither circuit patent licenses or indemnity are expressed or implied. Except as set forth in Clare's Standard Terms and Conditions of Sale, Clare, Inc. assumes no liability whatsoever, and disclaims any express or implied warranty relating to its products, including, but not limited to, the implied warranty of merchantability, filness for a particular purpose, or infringement of any intellectual property right. The products described in this document are not designed, intended, authorized, or warranted for use as components in systems intended for surgical implant into the body, or in other applications intended to support or sustain life, or where malfunction of Clare's product may result in direct physical harm, injury, or death to a person or severe property or environmental damage. Clare, Inc. reserves the right to discontinue or make changes to its products at any time without notice.

Specification: DS-CPC7593-R02 © Copyright 2004, Clare, Inc. All rights reserved. Printed in USA. 11/17/2004