

## 36K, 64K, and 128K Serial EPROM Family

### FEATURES


- Operationally equivalent to Xilinx<sup>®</sup> XC1700 family
- Wide voltage range 3.0 V to 6.0 V
- Maximum read current 10 mA at 5.0 V
- Standby current 100  $\mu$ A typical
- Industry standard Synchronous Serial Interface/ 1 bit per rising edge of clock
- Full Static Operation
- Sequential Read/Program
- Cascadable Output Enable
- 10 MHz Maximum Clock Rate @ 5.0 Vdc
- Programmable Polarity on Hardware Reset
- Programming with industry standard EPROM programmers
- Electrostatic discharge protection > 4,000 volts
- 8-pin PDIP/SOIC and 20-pin PLCC packages
- Data Retention > 200 years
- Temperature ranges:
  - Commercial: 0°C to +70°C
  - Industrial: -40°C to +85°C

### DESCRIPTION


The Microchip Technology Inc. 37LV36/65/128 is a family of Serial OTP EPROM devices organized internally in a x32 configuration. The family also features a cascadable option for increased memory storage where needed. The 37LV36/65/128 is suitable for many applications in which look-up table information storage is desirable and provides full static operation in the 3.0V to 6.0V VCC range. The devices also support the industry standard serial interface to the popular RAM-based Field Programmable Gate Arrays (FPGA). Advanced CMOS technology makes this an ideal bootstrap solution for today's high speed SRAM-based FPGAs. The 37LV36/65/128 family is available in the standard 8-pin plastic DIP, 8-pin SOIC and 20-pin PLCC packages.

Device	Bits	Programming Word
37LV36	36,288	1134 x 32
37LV65	65,536	2048 x 32
37LV128	131,072	4096 x 32

### PACKAGE TYPES



### BLOCK DIAGRAM



Xilinx is a registered trademark of Xilinx Corporation.

# 37LV36/65/128

## 1.0 ELECTRICAL CHARACTERISTICS

### 1.1 Maximum Ratings\*

VCC and input voltages w.r.t. VSS ..... -0.6V to +0.6V  
 VPP voltage w.r.t. VSS during programming ..... -0.6V to +14.0V  
 Output voltage w.r.t. VSS ..... -0.6V to VCC +0.6V  
 Storage temperature ..... -65°C to +150°C  
 Ambient temp. with power applied..... -65°C to +125°C  
 Soldering temperature of leads (10 sec.) ..... +300°C  
 ESD protection on all pins ..... ≥ 4 kV

\*Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

TABLE 1-1: PIN FUNCTION TABLE

Name	Function	8	20
DATA	Data I/O	1	2
CLK	Clock Input	2	4
RESET/OE	Reset Input and Output Enable	3	6
$\overline{CE}$	Chip Enable Input	4	8
VSS	Ground	5	10
$\overline{CEO}$	Chip Enable Output	6	14
VPP	Programming Voltage Supply	7	17
VCC	+3.0V to 6.0V Power Supply	8	20
Not Labeled	Not utilized, not connected		

TABLE 1-2: READ OPERATION DC CHARACTERISTICS

VCC = +3.0 to 6.0V Commercial (C): Tamb = 0°C to +70°C Industrial (I): Tamb = -40°C to +85°C					
Parameter	Symbol	Min.	Max.	Units	Conditions
DATA, $\overline{CE}$ , $\overline{CEO}$ and Reset pins:					
High level input voltage	V <sub>IH</sub>	2.0	V <sub>CC</sub>	V	
Low level input voltage	V <sub>IL</sub>	-0.3	0.8	V	
High level output voltage	V <sub>OH1</sub>	3.86		V	I <sub>OH</sub> = -4 mA V <sub>CC</sub> ≥ 4.5V
	V <sub>OH2</sub>	2.4		V	I <sub>OH</sub> = -4 mA V <sub>CC</sub> ≥ 3.0V
Low level output voltage	V <sub>OL</sub>	—	.32	V	I <sub>OL</sub> = 4.0 mA
Input Leakage	I <sub>LI</sub>	-10	10	μA	V <sub>IN</sub> = .1V to V <sub>CC</sub>
Output Leakage	I <sub>LO</sub>	-10	10	μA	V <sub>OUT</sub> = .1V to V <sub>CC</sub>
Input Capacitance (all inputs/outputs)	C <sub>INT</sub>	—	10	pF	Tamb = 25°C; F <sub>CLK</sub> = 1 MHz (Note 1)
Operating Current	I <sub>CC</sub> Read	—	10	mA	V <sub>CC</sub> = 6.0V, CLK = 10 MHz
		—	2	mA	V <sub>CC</sub> = 3.6V, CLK = 2.5 MHz Outputs open
Standby Current	I <sub>CCS</sub>	—	100	μA	V <sub>CC</sub> = 6.0V, CE = 5.8V
			50	μA	V <sub>CC</sub> = 3.6V, CE = 3.4V

Note 1: This parameter is initially characterized and not 100% tested.

## 2.0 DATA

### 2.1 Data I/O

Three-state DATA output for reading and input during programming.

## 3.0 CLK

### 3.1 Clock Input

Used to increment the internal address and bit counters for reading and programming.

## 4.0 RESET/ $\overline{OE}$

### 4.1 Reset Input and Output Enable

A LOW level on both the  $\overline{CE}$  and RESET/ $\overline{OE}$  inputs enables the data output driver. A HIGH level on RESET/ $\overline{OE}$  resets both the address and bit counters. In the 37LVXXX, the logic polarity of this input is programmable as either RESET/ $\overline{OE}$  or  $\overline{OE}$ /RESET. This document describes the pin as RESET/ $\overline{OE}$  although the opposite polarity is also possible. This option is defined and set at device program time.

## 5.0 $\overline{CE}$

### 5.1 Chip Enable Input

$\overline{CE}$  is used for device selection. A LOW level on both  $\overline{CE}$  and  $\overline{OE}$  enables the data output driver. A HIGH level on  $\overline{CE}$  disables both the address and bit counters and forces the device into a low power mode.

## 6.0 $\overline{CEO}$

### 6.1 Chip Enable Output

This signal is asserted LOW on the clock cycle following the last bit read from the memory. It will stay LOW as long as  $\overline{CE}$  and  $\overline{OE}$  are both LOW. It will then follow  $\overline{CE}$  until  $\overline{OE}$  goes HIGH. Thereafter,  $\overline{CEO}$  will stay HIGH until the entire EPROM is read again. This pin also used to sense the status of RESET polarity when Programming Mode is entered.

## 7.0 VPP

### 7.1 Programming Voltage Supply

Used to enter programming mode (+13 volts) and to program the memory (+13 volts). Must be connected directly to Vcc for normal Read operation. No overshoot above +14 volts is permitted.

## 8.0 CASCADING SERIAL EPROMS

Cascading Serial EPROMs provide additional memory for multiple FPGAs configured as a daisy-chain, or for future applications requiring larger configuration memories.

When the last bit from the first Serial EPROM is read, the next clock signal to the Serial EPROM asserts its  $\overline{CEO}$  output LOW and disables its DATA line. The second Serial EPROM recognizes the LOW level on its  $\overline{CE}$  input and enables its DATA output.

When configuration is complete, the address counters of all cascaded Serial EPROMs are reset if RESET goes LOW forcing the RESET/ $\overline{OE}$  on each Serial EPROM to go HIGH. If the address counters are not to be reset upon completion, then the RESET/ $\overline{OE}$  inputs can be tied to ground.

Additional logic may be required if cascaded memories are so large that the rippled chip enable is not fast enough to activate successive Serial EPROMs.

## 9.0 STANDBY MODE

The 37LVXXX enters a low-power Standby Mode whenever  $\overline{CE}$  is HIGH. In Standby Mode, the Serial EPROM consumes less than 100  $\mu$ A of current. The output will remain in a high-impedance state regardless of the state of the  $\overline{OE}$  input.

## 10.0 PROGRAMMING MODE

Programming Mode is entered by holding VPP HIGH (+13 volts) for two clock edges and then holding VPP = VDD for one clock edge. Programming mode is exited by driving a LOW on both  $\overline{CE}$  and  $\overline{OE}$  and then removing power from the device. Figures 4 through 7 show the programming algorithm.


## 11.0 37LVXXX RESET POLARITY

The 37LVXXX lets the user choose the reset polarity as either RESET/ $\overline{OE}$  or  $\overline{OE}$ /RESET. Any third-party commercial programmer should prompt the user for the desired reset polarity.

The programming of the overflow word should be handled transparently by the EPROM programmer; it is mentioned here as supplemental information only.

The polarity is programmed into the first overflow word location, maximum address+1. 00000000 in these locations makes the reset active LOW, FFFFFFFF in these locations makes the reset active HIGH. The default condition is RESET active HIGH.

**FIGURE 11-1: READ CHARACTERISTICS TIMING**




**TABLE 11-1: READ CHARACTERISTICS**

AC Testing Waveform: $V_{IL} = 0.2V$ ; $V_{IH} = 3.0V$ AC Test Load: 50 pF $V_{OL} = V_{OL\_MAX}$ ; $V_{OH} = V_{OH\_MIN}$							
Symbol	Parameter	Limits $3.0V \leq V_{CC} \leq 6.0V$		Limits $4.5V \leq V_{CC} \leq 6.0V$		Units	Conditions
		Min.	Max.	Min.	Max.		
TOE	$\overline{OE}$ to Data Delay	—	45	—	45	ns	
TCE	$\overline{CE}$ to Data Delay	—	60	—	50	ns	
TCAC	CLK to Data Delay	—	200	—	60	ns	
TOH	Data Hold from $\overline{CE}$ , $\overline{OE}$ or CLK	0	—	0	—	ns	
TDF	$\overline{CE}$ or $\overline{OE}$ to Data Float Delay	—	50	—	50	ns	Notes 1, 2
TLC	CLK Low Time	100	—	25	—	ns	
THC	CLK High Time	100	—	25	—	ns	
TSCE	$\overline{CE}$ Set up Time to CLK (to guarantee proper counting)	40	—	25	—	ns	Note 1
TSCED	$\overline{CE}$ setup time to CLK (to guarantee proper DATA read)	100	—	80	—	ns	
THCE	$\overline{CE}$ Hold Time to CLK (to guarantee proper counting)	0	—	0	—	ns	Note 1
THCED	$\overline{CE}$ hold time to CLK (to guarantee proper DATA read)	50	—	0	—	ns	
THOE	$\overline{OE}$ High Time (Guarantees counters are Reset)	100	—	20	—	ns	
CLK max	Clock Frequency	—	2.5	—	10	MHz	

Note 1: This parameter is periodically sampled and not 100% tested.

2: Float delays are measured with output pulled through 1kΩ to  $V_{LOAD} = V_{CC}/2$ .

**FIGURE 11-2: READ CHARACTERISTICS AT END OF ARRAY TIMING**



**TABLE 11-2: READ CHARACTERISTICS AT END OF ARRAY**

AC Testing Waveform: $V_{IL} = 0.2V$ ; $V_{IH} = 3.0V$ AC Test Load: 50 pF $V_{OL} = V_{OL\_MAX}$ ; $V_{OH} = V_{OH\_MIN}$							
Symbol	Parameter	Limits $3.0V \leq V_{CC} \leq 6.0V$		Limits $4.5V \leq V_{CC} \leq 6.0V$		Units	Conditions
		Min.	Max.	Min.	Max.		
T <sub>CDF</sub>	CLK to Data Float Delay	—	50	—	50	ns	Notes 1, 2
T <sub>OCK</sub>	CLK to $\overline{CEO}$ Delay	—	65	—	40	ns	
T <sub>OCE</sub>	$\overline{CE}$ to $\overline{CEO}$ Delay	—	45	—	40	ns	
T <sub>OOE</sub>	RESET/ $\overline{OE}$ to $\overline{CEO}$ Delay	—	45	—	40	ns	

Note 1: This parameter is periodically sampled and not 100% tested.

Note 2: Float delays are measured with output pulled through 1kΩ to  $V_{LOAD} = V_{CC}/2$ .

**TABLE 11-3: PIN ASSIGNMENTS IN THE PROGRAMMING MODE**

DIP/SOIC Pin	PLCC Pin	Name	I/O	Description
1	2	DATA	I/O	The rising edge of the clock shifts a data word in or out of the EPROM one bit at a time.
2	4	CLK	I	Clock Input. Used to increment the internal address/word counter for reading and programming operation.
3	6	RESET/ $\overline{OE}$	I	The rising edge of CLK shifts a data word into the EPROM when $\overline{CE}$ and $\overline{OE}$ are HIGH; it shifts a data word out of the EPROM when $\overline{CE}$ is LOW and $\overline{OE}$ is HIGH. The address/word counter is incremented on the rising edge of CLK while $\overline{CE}$ is held HIGH and $\overline{OE}$ is held LOW.  Note 1: Any modified polarity of the RESET/ $\overline{OE}$ pin is ignored in the programming mode.
4	8	$\overline{CE}$	I	The rising edge of CLK shifts a data word into the EPROM when $\overline{CE}$ and $\overline{OE}$ are HIGH; it shifts a data word out of the EPROM when $\overline{CE}$ is LOW and $\overline{OE}$ is HIGH. The address/word counter is incremented on the rising edge of CLK while $\overline{CE}$ is held HIGH and $\overline{OE}$ is held LOW.
5	10	Vss		Ground pin.
6	14	$\overline{CEO}$	O	The polarity of the RESET/ $\overline{OE}$ pin can be read by sensing the $\overline{CEO}$ pin.  Note 1: The polarity of the RESET/ $\overline{OE}$ pin is ignored while in the Programming Mode. In final verification, this pin must be monitored to go LOW one clock cycle after the last data bit has been read.
7	17	VPP		Programming Voltage Supply. Programming Mode is entered by holding $\overline{CE}$ and $\overline{OE}$ HIGH and VPP at VPP1 for two rising clock edges and then lowering VPP to VPP2 for one more rising clock edge. A word is programmed by strobing the device with VPP for the duration TPGM. VPP must be tied to VCC for normal read operation.
8	20	VCC		+5 V power supply input.

TABLE 11-4: DC PROGRAMMING SPECIFICATIONS

Symbol	Parameter	Limits		Units
		Min.	Max.	
VCCP	Supply voltage during programming	5.0	6.0	V
VIL	Low-level input voltage	0.0	0.5	V
VIH	High-level input voltage	2.4	VCC	V
VOL	Low-level output voltage	—	0.4	V
VOH	High-level output voltage	3.7	—	V
VPP1	Programming voltage*	12.5	13.5	V
VPP2	Programming Mode access voltage	VCCP	VCCP+1	V
IPPP	Supply current in Programming Mode	—	100	mA
IL	Input or output leakage current	-10	10	μA
VCCL	First pass Low-level supply voltage for final verification	2.8	3.0	V
VCCH	Second pass High-level supply voltage for final verification	6.4	6.6	V

\* No overshoot is permitted on this signal. VPP must not be allowed to exceed 14 volts.


TABLE 11-5: AC PROGRAMMING SPECIFICATIONS (SEE NOTE 2)

Symbol	Parameter	Limits		Units	Conditions
		Min.	Max.		
TRPP	10% to 90% Rise Time of VPP	1		μs	Note 1
TFPP	90% to 10% Fall Time of VPP	1		μs	Note 1
TPGM	VPP Programming Pulse Width	.50	1.05	ms	
TSVC	VPP Setup to CLK for Entering Programming Mode	100		ns	Note 1
TSVCE	$\overline{CE}$ Setup to CLK for Entering Programming Mode	100		ns	Note 1
TSVOE	$\overline{OE}$ Setup to CLK for Entering Programming Mode	100		ns	Note 1
THVC	VPP Hold from CLK for Entering Programming Mode	300		ns	Note 1
TSDP	Data Setup to CLK for Programming	50		ns	
THDP	Data Hold from CLK for Programming	0		ns	
TLCE	$\overline{CE}$ Low time to clear data latches	100		ns	
TSCC	$\overline{CE}$ Setup to CLK for Programming/Verifying	100		ns	
TSIC	$\overline{OE}$ Setup to CLK for Incrementing Address Counter	100		ns	
THIC	$\overline{OE}$ Hold from CLK for Incrementing Address Counter	0		ns	
THOV	$\overline{OE}$ Hold from VPP	200		ns	Note 1
TPCAC	CLK to Data Valid		400	ns	
TPOH	Data Hold from CLK	0		ns	
TPCE	$\overline{CE}$ Low to Data Valid		250	ns	


**Note 1:** This parameter is periodically sampled and not 100% tested.

**Note 2:** While in Programming Mode,  $\overline{CE}$  should only be changed while  $\overline{OE}$  is HIGH and has been HIGH for 200 ns, and  $\overline{OE}$  should only be changed while  $\overline{CE}$  is HIGH and has been HIGH for 200 ns.


**FIGURE 11-3: ENTER AND EXIT PROGRAMMING MODES**



**FIGURE 11-4: PROGRAMMING CYCLE OVERVIEW (NO VERIFY UNTIL ENTIRE ARRAY IS PROGRAMMED)**




**FIGURE 11-5: DETAILS OF PROGRAM CYCLE**





**FIGURE 11-6: READ MANUFACTURER AND DEVICE ID OVERVIEW**



**FIGURE 11-7: DETAILS OF READ MANUFACTURER AND DEVICE ID**






FIGURE 11-8: 37LVXXX PROGRAMMING SPECIFICATIONS



## 37LV36/65/128 Product Identification System

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.





## WORLDWIDE SALES AND SERVICE

### AMERICAS

#### Corporate Office

Microchip Technology Inc.  
2355 West Chandler Blvd.  
Chandler, AZ 85224-6199  
Tel: 480-786-7200 Fax: 480-786-7277  
Technical Support: 480-786-7627  
Web Address: <http://www.microchip.com>

#### Atlanta

Microchip Technology Inc.  
500 Sugar Mill Road, Suite 200B  
Atlanta, GA 30350  
Tel: 770-640-0034 Fax: 770-640-0307

#### Boston

Microchip Technology Inc.  
5 Mount Royal Avenue  
Marlborough, MA 01752  
Tel: 508-480-9990 Fax: 508-480-8575

#### Chicago

Microchip Technology Inc.  
333 Pierce Road, Suite 180  
Itasca, IL 60143  
Tel: 630-285-0071 Fax: 630-285-0075

#### Dallas

Microchip Technology Inc.  
4570 Westgrove Drive, Suite 160  
Addison, TX 75248  
Tel: 972-818-7423 Fax: 972-818-2924

#### Dayton

Microchip Technology Inc.  
Two Prestige Place, Suite 150  
Miamisburg, OH 45342  
Tel: 937-291-1654 Fax: 937-291-9175

#### Detroit

Microchip Technology Inc.  
Tri-Atria Office Building  
32255 Northwestern Highway, Suite 190  
Farmington Hills, MI 48334  
Tel: 248-538-2250 Fax: 248-538-2260

#### Los Angeles

Microchip Technology Inc.  
18201 Von Karman, Suite 1090  
Irvine, CA 92612  
Tel: 949-263-1888 Fax: 949-263-1338

#### New York

Microchip Technology Inc.  
150 Motor Parkway, Suite 202  
Hauppauge, NY 11788  
Tel: 631-273-5305 Fax: 631-273-5335

#### San Jose

Microchip Technology Inc.  
2107 North First Street, Suite 590  
San Jose, CA 95131  
Tel: 408-436-7950 Fax: 408-436-7955

### AMERICAS (continued)

#### Toronto

Microchip Technology Inc.  
5925 Airport Road, Suite 200  
Mississauga, Ontario L4V 1W1, Canada  
Tel: 905-405-6279 Fax: 905-405-6253

### ASIA/PACIFIC

#### Hong Kong

Microchip Asia Pacific  
Unit 2101, Tower 2  
Metroplaza  
223 Hing Fong Road  
Kwai Fong, N.T., Hong Kong  
Tel: 852-2-401-1200 Fax: 852-2-401-3431

#### Beijing

Microchip Technology, Beijing  
Unit 915, 6 Chaoyangmen Bei Dajie  
Dong Erhuan Road, Dongcheng District  
New China Hong Kong Manhattan Building  
Beijing 100027 PRC  
Tel: 86-10-85282100 Fax: 86-10-85282104

#### India

Microchip Technology Inc.  
India Liaison Office  
No. 6, Legacy, Convent Road  
Bangalore 560 025, India  
Tel: 91-80-229-0061 Fax: 91-80-229-0062

#### Japan

Microchip Technology Intl. Inc.  
Benex S-1 6F  
3-18-20, Shinyokohama  
Kohoku-Ku, Yokohama-shi  
Kanagawa 222-0033 Japan  
Tel: 81-45-471-6166 Fax: 81-45-471-6122

#### Korea

Microchip Technology Korea  
168-1, Youngbo Bldg. 3 Floor  
Samsung-Dong, Kangnam-Ku  
Seoul, Korea  
Tel: 82-2-554-7200 Fax: 82-2-558-5934

#### Shanghai

Microchip Technology  
RM 406 Shanghai Golden Bridge Bldg.  
2077 Yan'an Road West, Hong Qiao District  
Shanghai, PRC 200335  
Tel: 86-21-6275-5700 Fax: 86 21-6275-5060

### ASIA/PACIFIC (continued)

#### Singapore

Microchip Technology Singapore Pte Ltd.  
200 Middle Road  
#07-02 Prime Centre  
Singapore 188980  
Tel: 65-334-8870 Fax: 65-334-8850

#### Taiwan, R.O.C

Microchip Technology Taiwan  
10F-1C 207  
Tung Hua North Road  
Taipei, Taiwan, ROC  
Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

### EUROPE

#### United Kingdom

Arizona Microchip Technology Ltd.  
505 Eskdale Road  
Winkers Triangle  
Wokingham  
Berkshire, England RG41 5TU  
Tel: 44 118 921 5858 Fax: 44-118 921-5835

#### Denmark

Microchip Technology Denmark ApS  
Regus Business Centre  
Lautrup hof 1-3  
Ballerup DK-2750 Denmark  
Tel: 45 4420 9895 Fax: 45 4420 9910

#### France

Arizona Microchip Technology SARL  
Parc d'Activite du Moulin de Massy  
43 Rue du Saule Trapu  
Batiment A - 1er Etage  
91300 Massy, France  
Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

#### Germany

Arizona Microchip Technology GmbH  
Gustav-Heinemann-Ring 125  
D-81739 München, Germany  
Tel: 49-89-627-144 0 Fax: 49-89-627-144-44

#### Italy

Arizona Microchip Technology SRL  
Centro Direzionale Colleoni  
Palazzo Taurus 1 V. Le Colleoni 1  
20041 Agrate Brianza  
Milan, Italy  
Tel: 39-039-65791-1 Fax: 39-039-6899883

11/15/99



Microchip received QS-9000 quality system certification for its worldwide headquarters, design and water fabrication facilities in Chandler and Tempe, Arizona in July 1999. The Company's quality system processes and procedures are QS-9000 compliant for its PICmicro® 8-bit MCUs, KEELOC® code hopping devices, Serial EEPROMs and microperipheral products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001 certified.

All rights reserved. © 1999 Microchip Technology Incorporated. Printed in the USA. 11/99 Printed on recycled paper.

Information contained in this publication regarding device applications and the like is intended for suggestion only and may be superseded by updates. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights. The Microchip logo and name are registered trademarks of Microchip Technology Inc. in the U.S.A. and other countries. All rights reserved. All other trademarks mentioned herein are the property of their respective companies.