

# Quad, 12-Bit DAC Voltage Output with Readback

# DAC8412/DAC8413

#### **FEATURES**

+5 to ±15 Volt Operation
Unipolar or Bipolar Operation
True Voltage Output
Double-Buffered Inputs
Reset to Min or Center Scale
Fast Bus Access Time
Readback

# APPLICATIONS Automatic Test Equipment


Digitally Controlled Calibration Servo Controls Process Control Equipment

#### **GENERAL DESCRIPTION**

The DAC8412 and DAC8413 are quad, 12-bit voltage output DACs with readback capability. Built using a complementary BiCMOS process, these monolithic DACs offer the user very high package density.

Output voltage swing is set by the two reference inputs  $V_{REFH}$  and  $V_{REFL}$ . By setting the  $V_{REFL}$  input to 0 volts and  $V_{REFH}$  to a positive voltage, the DAC will provide a unipolar positive output range. A similar configuration with  $V_{REFH}$  at 0 volts and  $V_{REFL}$  at a negative voltage will provide a unipolar negative output range. Bipolar outputs are configured by connecting both  $V_{REFH}$  and  $V_{REFL}$  to nonzero voltages. This method of setting output voltage range has advantages over other bipolar offsetting methods because it is not dependent on internal and external resistors with different temperature coefficients.

#### FUNCTIONAL BLOCK DIAGRAM




Digital controls allow the user to load or read back data from any DAC, load any DAC and transfer data to all DACs at one time.

An active low  $\overline{RESET}$  loads all DAC output registers to midscale for the DAC8412 and zero scale for the DAC8413.

The DAC8412/DAC8413 are available in 28-pin plastic DIP, cerdip, PLCC and LCC packages. They can be operated from a wide variety of supply and reference voltages with supplies ranging from single +5 volt to  $\pm 15$  volts, and references from +2.5 to  $\pm 10$  volts. Power dissipation is less than 330 mW with  $\pm 15$  volt supplies and only 60 mW with a +5 volt supply.

For MIL-STD-883 applications, contact your local ADI sales office for the DAC8412/DAC8413/883 data sheet which specifies operation over the -55°C to +125°C temperature range. All 883 parts are also available on Standard Military Drawings 5962-91-76401MXA through -76404M3A.



INL vs. Code Over Temperature

#### REV. C

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

 $\begin{array}{l} \textbf{DAC8412/DAC8413-SPECIFICATIONS} \\ \textbf{ELECTRICAL CHARACTERISTICS} & (@V_{DD}=+15.0 \text{ V}, V_{SS}=-15.0 \text{ V}, V_{LOGIC}=+5.0 \text{ V}, V_{REFH}=+10.0 \text{ V}, V_{REFL}=-10.0 \text{ V}, \\ -40^{\circ}\text{C} \leq T_{A} \leq +85^{\circ}\text{C} \text{ unless otherwise noted. See Note 1 for supply variations.)} \end{array}$ 

Parameter	Symbol	Conditions	Min	Тур	Max	Units
Integral Linearity "E"	INL			0.25	±0.5	LSB
Integral Linearity "F"	INL				±1	LSB
Differential Linearity	DNL	Monotonic Over Temperature	-1			LSB
Min Scale Error	$V_{ZSE}$	$R_L = 2 k\Omega$			±2	LSB
Full-Scale Error	V <sub>FSE</sub>	$R_L = 2 k\Omega$			±2	LSB
Min Scale Tempco	TCV <sub>ZSE</sub>	$R_{L} = 2 k\Omega$		15		ppm/°C
Full-Scale Tempco	$TCV_{FSE}$	$R_{\rm L} = 2 \text{ k}\Omega$		20		ppm/°C
MATCHING PERFORMANCE Linearity Matching				±1		LSB
REFERENCE						
Positive Reference Input Range		Note 2	$V_{REFL} + 2.5$		$V_{\mathrm{DD}} - 2.5$	V
Negative Reference Input Range		Note 2	-10		$V_{REFH} - 2.5$	V
Reference High Input Current	$I_{REFH}$		-2.75	+1.5	+2.75	mA
Reference Low Input Current	$I_{REFL}$		0	+2	+2.75	mA
AMPLIFIER CHARACTERISTICS						
Output Current	$I_{OUT}$		-5		+5	mA
Settling Time	t <sub>S</sub>	to 0.01%		6		μs
Slew Rate	SR	10% to 90%		2.2		V/µs
LOGIC CHARACTERISTICS						
Logic Input High Voltage	$V_{INH}$	$T_A = +25^{\circ}C$	2.4			V
Logic Input Low Voltage	$V_{INL}$	$T_A = +25^{\circ}C$			0.8	V
Logic Output High Voltage	V <sub>OH</sub>	$I_{OH} = +0.4 \text{ mA}$	2.4			V
Logic Output Low Voltage	$V_{OL}$	$I_{OL} = -1.6 \text{ mA}$			0.4	V
Logic Input Current	$I_{IN}$				1	μA
Input Capacitance	$C_{IN}$			8		pF
Crosstalk				>72		dB
Large Signal Bandwidth		$-3 \text{ dB}, V_{\text{REFH}} = 0 \text{ to } +10 \text{ V p-p}$		160		kHz
LOGIC TIMING CHARACTERISTICS WRITE		Note 3				
Chip Select Write Pulse Width	$t_{WCS}$		80	40		ns
Write Setup	$t_{ m WS}$	$t_{WCS} = 80 \text{ ns}$	0			ns
Write Hold	$t_{ m WH}$	$t_{WCS} = 80 \text{ ns}$	0			ns
Address Setup	t <sub>AS</sub>		0			ns
Address Hold	t <sub>AH</sub>		0			ns
Load Setup	t <sub>LS</sub>		70	30		ns
Load Hold	t <sub>LH</sub>		30	10		ns
Write Data Setup	$t_{ m WDS}$	$t_{WCS} = 80 \text{ ns}$	20			ns
Write Data Hold	$t_{ m WDH}$	$t_{WCS} = 80 \text{ ns}$	0			ns
Load Pulse Width	$t_{ m LWD}$		170	130		ns
Reset Pulse Width	t <sub>RESET</sub>		140	100		ns
READ						
Chip Select Read Pulse Width	$t_{RCS}$		130	100		ns
Read Data Hold	t <sub>RDH</sub>	$t_{RCS} = 130 \text{ ns}$	0			ns
Read Data Setup	t <sub>RDS</sub>	$t_{RCS} = 130 \text{ ns}$	0	150		ns
Data to Hi Z	t <sub>DZ</sub>	$C_L = 10 \text{ pF}$		150	160	ns
Chip Select to Data	t <sub>CSD</sub>	$C_L = 100 \text{ pF}$		120	160	ns
SUPPLY CHARACTERISTICS	Dec	14.25 V < 15.75 V			150	mms /\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\
Power Supply Sensitivity	PSS	$14.25 \text{ V} \le \text{V}_{\text{DD}} \le 15.75 \text{ V}$		0.5	150	ppm/V
Positive Supply Current	I <sub>DD</sub>	$V_{REFH} = +2.5 \text{ V}$	10	8.5	12	mA
Negative Supply Current	I <sub>SS</sub>		-10	-6.5	220	mA
Power Dissipation	$P_{\mathrm{DISS}}$				330	mW

-2-REV. C

 $<sup>^{1}\</sup>text{All}$  supplies can be varied  $\pm 5\%,$  and operation is guaranteed. Device is tested with nominal supplies.

<sup>&</sup>lt;sup>2</sup>Operation is guaranteed over this reference range, but linearity is neither tested nor guaranteed.

 $<sup>^{3}</sup>$ All input control signals are specified with tr = tf = 5 ns (10% to 90% of +5 V) and timed from a voltage level of 1.6 V.

Specifications subject to change without notice.

## **ELECTRICAL CHARACTERISTICS**

(@ V\_DD = V\_LOGIC = +5.0 V  $\pm$  5%, V\_SS = 0.0 V, V\_REFH = +2.5 V, V\_REFL = 0.0 V, and V\_SS = -5.0 V  $\pm$  5%, V\_REFL = -2.5 V, -40°C  $\leq$  T\_A  $\leq$  +85°C unless otherwise noted. See Note 1 for supply variations.)

Integral Linearity "E" INL 1/2 ±1	T OD
Integral Linearity "F" INL ±2	
Integral Linearity "E" INL $V_{SS} = 0.0 \text{ V}$ ; Note 2 $\pm 2$	LSB
Integral Linearity "F" $INL V_{SS} = 0.0 \text{ V}$ ; Note 2 $\pm 4$	
Differential Linearity DNL Monotonic Over Temperature   -1	LSB
Min Scale Error $V_{ZSE}$ $V_{SS} = -5.0 \text{ V}$ $\pm 4$	LSB
Full-Scale Error $V_{FSE}$ $V_{SS} = -5.0 \text{ V}$ $\pm 4$	LSB
Min Scale Error $V_{ZSE}$ $V_{SS} = 0.0 \text{ V}$ $\pm 8$	LSB
Full-Scale Error $V_{FSE}$ $V_{SS} = 0.0 \text{ V}$ $\pm 8$	LSB
Min Scale Tempco $ TCV_{ZSE} $ 100	ppm/°C
Full-Scale Tempco $ TCV_{ESE} $ 100	ppm/°C
MATCHING PERFORMANCE	
Linearity Matching ±1	LSB
REFERENCE	202
	$_{\rm D}$ – 2.5 $V$
Negative Reference Input Range $V_{SS} = 0.0 \text{ V}$ $0 \text{ V}_{RI}$ Negative Reference Input Range $V_{SS} = -5.0 \text{ V}$ $-2.5 \text{ V}_{RI}$	EFH - 2.5 V
Negative Reference Input Range $V_{SS} = -5.0 \text{ V}$ $-2.5 \text{ V}_{RI}$ Reference High Input Current $I_{REFH}$ Code 000H $-1.0 \text{ +1}$	LI-II
	.0
AMPLIFIER CHARACTERISTICS	25
Output Current $I_{OUT}$ $-1.25$ $+1.$	
Settling Time $t_S$ to $0.01\%$ 6	μs
Slew Rate         SR         10% to 90%         2.2	V/µs
LOGIC CHARACTERISTICS	
Logic Input High Voltage $V_{INH}$ $T_A = +25^{\circ}C$ 2.4	V
Logic Input Low Voltage $V_{INL}$ $T_A = +25^{\circ}C$ 0.8	
Logic Output High Voltage $V_{OH}$ $I_{OH} = +0.4 \text{ mA}$ 2.4	V
Logic Output Low Voltage $V_{OL}$ $I_{OL} = -1.6 \text{ mA}$ 0.4	
Logic Input Current I <sub>IN</sub>	μA
Input Capacitance C <sub>IN</sub> 8	pF
LOGIC TIMING CHARACTERISTICS Note 4	
WRITE	
Chip Select Write Pulse Width   t <sub>WCS</sub>   150 90	ns
Write Setup $t_{WS} = t_{WCS} = 150 \text{ ns}$ 0	ns
Write Hold $t_{WH} = t_{WCS} = 150 \text{ ns}$ 0	ns
Address Setup t <sub>AS</sub> 0	ns
Address Hold $t_{AH}$ 0	ns
Load Setup   t <sub>LS</sub>   70 30	ns
Load Hold $t_{LH}$ 50 20	ns
Write Data Setup $t_{WDS}$ $t_{WCS} = 150 \text{ ns}$ 20	ns
Write Data Hold $t_{WDH}$ $t_{WCS} = 150 \text{ ns}$ 0	ns
Load Pulse Width t <sub>LWD</sub> 180 130	ns
Reset Pulse Width t <sub>RESET</sub> 150 110	ns
READ	
Chip Select Read Pulse Width t <sub>RCS</sub> 170 120	ns
Read Data Hold $t_{RDH}$ $t_{RCS} = 170 \text{ ns}$ 20	ns
Read Data Setup $t_{RDS}$ $t_{RCS} = 170 \text{ ns}$ 0	ns
Data to Hi Z $t_{DZ}$ $C_L = 10 \text{ pF}$ 200	ns
Chip Select to Data $t_{CSD}$ $C_L = 100 \text{ pF}$ 220 320	0 ns
SUPPLY CHARACTERISTICS	
Power Supply Sensitivity PSS 100	ppm/V
Positive Supply Current I <sub>DD</sub> 7 12	
Negative Supply Current $I_{SS}$ $V_{SS} = -5.0 \text{ V}$ $-10$	mA

#### NOTES

REV. C –3–

 $<sup>^{1}</sup>$ All supplies can be varied  $\pm 5\%$ , and operation is guaranteed. Device is tested with  $V_{DD}$  = +4.75 V.

 $<sup>^2</sup>$ For single supply operation only ( $V_{REFL} = 0.0 \text{ V}$ ,  $V_{SS} = 0.0 \text{ V}$ ): Due to internal offset errors, INL and DNL are measured beginning at code 2 (002<sub>H</sub>).

<sup>&</sup>lt;sup>3</sup>Operation is guaranteed over this reference range, but linearity is neither tested nor guaranteed.

 $<sup>^4</sup>$ All input control signals are specified with tr = tf = 5 ns (10% to 90% of +5 V) and timed from a voltage level of 1.6 V.

Specifications subject to change without notice.

# **WAFER TEST LIMITS** (@ $V_{DD} = +15.0 \text{ V}, V_{SS} = -15.0 \text{ V}, V_{LOGIC} = +5.0 \text{ V}, V_{REFH} = +10.0 \text{ V}, V_{REFL} = -10.0 \text{ V}, T_A = +25 ^{\circ}\text{C}$ unless otherwise noted.)

			DAC8412GBC DAC8413GBC	
Parameter	Symbol	Conditions	Limit	Units
Integral Nonlinearity	INL		<u>+</u> 1	LSB max
Differential Nonlinearity	DNL		<u>+</u> 1	LSB max
Min Scale Offset	$V_{ZSE}$		<u>+</u> 1	LSB max
Full-Scale Offset	$V_{FSE}$		<u>+</u> 1	LSB max
Logic Input High Voltage	$V_{INH}$		2.4	V min
Logic Input Low Voltage	$V_{INL}$		0.8	V max
Logic Input Current	$I_{IN}$		1	μA max
Logic Output High Voltage	$V_{OH}$	$I_{OH} = +0.4 \text{ mA}$	2.4	V min
Logic Output Low Voltage	$V_{OL}$	$I_{OL} = -1.6 \text{ mA}$	0.4	V max
Positive Supply Current	$I_{ m DD}$	$V_{REFH} = +2.5 \text{ V}$	12	mA max
Negative Supply Current	$I_{SS}$		-10	mA min

#### NOTE

Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualification through sample lot assembly and testing.

#### **ABSOLUTE MAXIMUM RATINGS**

 $(T_A = +25^{\circ}C \text{ unless otherwise noted})$ 

$V_{SS}$ to $V_{DD}$
$V_{SS}$ to $V_{LOGIC}$
$V_{LOGIC}$ to DGND
$V_{SS}$ to $V_{REFL}$
$V_{REFH}$ to $V_{DD}$
$V_{REFH}$ to $V_{REFL}$ +2.0 V, $V_{SS}$ – $V_{DD}$
Current into Any Pin 4 ±15 mA
Digital Input Voltage to DGND0.3 V, V <sub>LOGIC</sub> +0.3 V
Digital Output Voltage to DGND0.3 V, +7.0 V
Operating Temperature Range
ET, FT, EP, FP, FPC40°C to +85°C
AT, BT, BTC –55°C to +125°C
Dice Junction Temperature +150°C
Storage Temperature65°C to +150°C
Power Dissipation Package 1000 mW
Lead Temperature (Soldering, 60 sec) +300°C


#### Thermal Resistance

Package Type	$\theta_{JA}^{\star}$	$\theta_{JC}$	Units
28-Pin Hermetic DIP (T)	50	7	°C/W
28-Pin Plastic DIP (P)	48	22	°C/W
28-Lead Hermetic Leadless Chip Carrier (TC)	70	28	°C/W
28-Lead Plastic Leaded Chip Carrier (PC)	63	25	°C/W

#### NOTE

\* $\theta_{JA}$  is specified for worst case mounting conditions, i. e.,  $\theta_{JA}$  is specified for device in socket.

### DICE CHARACTERISTICS



DIE SIZE 0.225  $\times$  0.165 INCH, 37,125 SQ. MILS (5.715  $\times$  4.191 mm, 23.95 sq. mm)

DIE SUBSTRATE IS CONNECTED TO  $V_{\text{DD}}$ 

#### **CAUTION**

- Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to
  the device. This is a stress rating only and functional operation at or above this specification is not
  implied. Exposure to the above maximum rating conditions for extended periods may affect
  device reliability.
- 2. Digital inputs and outputs are protected, however, permanent damage may occur on unprotected units from high-energy electrostatic fields. Keep units in conductive foam or packaging at all times until ready to use. Use proper antistatic handling procedures.

-4-

- 3. Remove power before inserting or removing units from their sockets.
- 4. Analog outputs are protected from short circuit to ground or either supply.




REV. C

#### ORDERING INFORMATION1


INL (LSB)	Military <sup>2</sup> Temperature -55°C to +125°C	Extended Industrial <sup>2</sup> Temperature -40°C to +85°C	Package	Package Option
±1		DAC8412FPC	PLCC	P-28A
$\pm 1.5$	DAC8412BTC/883		LCC	E-28A
$\pm 0.5$		DAC8412ET	Cerdip	Q-28
$\pm 0.75$	DAC8412AT/883		Cerdip	Q-28
$\pm 1$		DAC8412FT	Cerdip	Q-28
$\pm 1.5$	DAC8412BT/883		Cerdip	Q-28
$\pm 0.5$		DAC8412EP	Plastic	N-28
$\pm 1$		DAC8412FP	Plastic	N-28
$\pm 1$		DAC8412GBC	Dice	
$\pm 1$		DAC8413FPC	PLCC	P-28A
$\pm 1.5$	DAC8413BTC/883		LCC	E-28A
$\pm 0.5$		DAC8413ET	Cerdip	Q-28
$\pm 0.75$	DAC8413AT/883		Cerdip	Q-28
$\pm 1$		DAC8413FT	Cerdip	Q-28
$\pm 1.5$	DAC8413BT/883		Cerdip	Q-28
$\pm 0.5$		DAC8413EP	Plastic	N-28
$\pm 1$		DAC8413FP	Plastic	N-28
±1		DAC8413GBC	Dice	

#### NOTES

<sup>1</sup>Burn-in is available on extended industrial temperature range parts in cerdip. <sup>2</sup>A complete /883 data sheet is available. For availability and burn-in information, contact your local sales office.




Data Output (Read) Timing




Data WRITE (Input and Output Registers) Timing


#### PIN CONFIGURATIONS



**PLCC** Voute Vrefh Vrefl DGND  $V_{DD}$ RESET  $V_{\text{LOGIC}}$ 23 LDAC cs DAC8412PC 22 A0 DB0 (LSB) DAC8413PC TOP VIEW 21 Α1 DB1 (Not to Scale) 20 R/W DB2 19 DB11 (MSB) DB3 12 13 14 15 16 17 18 DB5 DB6 DB7 DB8 DB9



REV. C \_5\_



DAC8412/DAC8413 Burn-In Diagram

#### **OPERATION**

#### Introduction

The DAC8412 and DAC8413 are quad, voltage output, 12-bit DACs featuring a 12-bit data bus with readback capability. The only differences between the DAC8412 and DAC8413 are the reset functions. The DAC8412 resets to midscale (code  $800_{\rm H}$ ) and the DAC8413 resets to minimum scale (code  $000_{\rm H}$ ).

The ability to operate from a single +5 volt only supply is a unique feature of these DACs.

dividing the system into three separate functional groups: the digital I/O and logic, the digital to analog converters and the output amplifiers.

#### **DACs**

Each DAC is a voltage switched, high impedance ( $R = 50 \text{ k}\Omega$ ), R-2R ladder configuration. Each 2R resistor is driven by a pair of switches that connect the resistor to either  $V_{REFH}$  or  $V_{REFL}$ .

#### Reference Inputs

All four DACs share common reference high ( $V_{REFH}$ ) and reference low ( $V_{REFL}$ ) inputs. The voltages applied to these reference inputs set the output high and low voltage limits of all four of the DACs. Each reference input has voltage restrictions with respect to the other reference and to the power supplies. The  $V_{REFL}$  can be set at any voltage between  $V_{SS}$  and  $V_{REFH}-2.5$  volts, and  $V_{REFH}$  can be set to any value between  $+V_{DD}-2.5$  volts and  $V_{REFL}+2.5$  volts. Note that because of these restrictions the DAC8412 references cannot be inverted (i.e.,  $V_{REFL}$  cannot be greater than  $V_{REFH}$ ).

It is important to note that the DAC8412's  $V_{REFH}$  input both sinks and sources current. Also the input current of both  $V_{REFH}$  and  $V_{REFL}$  are code dependent. Many references have limited current sinking capability and must be buffered with an amplifier to drive  $V_{REFL}$ . The  $V_{REFL}$  has no such special requirements.

It is recommended that the reference inputs be bypassed with 0.2  $\mu F$  capacitors when operating with  $\pm 10$  volt references.

#### Digital I/O

See Table I for digital control logic truth table. Digital I/O consists of a 12-bit wide bidirectional data bus, two register select inputs, A0 and A1, a R/ $\overline{W}$  input, a  $\overline{RESET}$  input, a Chip Select ( $\overline{CS}$ ), and a Load DAC ( $\overline{LDAC}$ ) input. Control of the DACs and bus direction is determined by these inputs as shown in Table I. Digital data bits are labeled with the MSB defined as data bit "11" and the LSB as data bit "0." All digital pins are TTL/CMOS compatible.


Table I. DAC8412/DAC8413 Logic Table

A1	A0	R/W	CS	RS	LDAC	INPUT REG	OUTPUT REG	MODE	DAC
L	L	L	L	Н	L	WRITE	WRITE	WRITE	A
L	Н	L	L	Н	L	WRITE	WRITE	WRITE	В
H	L	L	L	Н	L	WRITE	WRITE	WRITE	С
H	Н	L	L	Н	L	WRITE	WRITE	WRITE	D
L	L	L	L	Н	H	WRITE	HOLD	WRITE INPUT	A
L	Н	L	L	Н	H	WRITE	HOLD	WRITE INPUT	В
H	L	L	L	Н	H	WRITE	HOLD	WRITE INPUT	С
H	Н	L	L	H	H	WRITE	HOLD	WRITE INPUT	D
L	L	Н	L	H	H	READ	HOLD	READ INPUT	A
L	Н	Н	L	Н	H	READ	HOLD	READ INPUT	В
H	L	Н	L	Н	H	READ	HOLD	READ INPUT	С
H	Н	Н	L	H	H	READ	HOLD	READ INPUT	D
X	X	X	H	H	L	HOLD	Update all output registers		All
X	X	X	H	Н	H	HOLD	HOLD	HOLD	All
X	X	X	X	L	X	*All registers reset to mid/zero-scale			All
X	X	X	H	₹	X	*All registers latched to mid/zero-scale			All

-6-

REV. C

<sup>\*</sup>DAC8412 resets to midscale, and DAC8413 resets to zero scale. L = Logic Low; H = Logic High; X - Don't Care.



\*NOTE: THE SIGNALS RDA, WRA, ETC., ARE INTERNAL CONTROL SIGNALS. THEY ARE INCLUDED FOR CLARIFICATION ONLY.

Figure 1. I/O Logic Diagram

See Figure 1 for a simplified I/O logic diagram. The register select inputs A0 and A1 select individual DAC registers "A" (binary code 00) through "D" (binary code 11). Decoding of the registers is enabled by the  $\overline{CS}$  input. When  $\overline{CS}$  is high no decoding takes place, and neither the writing nor the reading of the input registers is enabled. The loading of the second bank of registers is controlled by the  $\overline{LDAC}$  input. By taking  $\overline{CS}$  low while  $\overline{CS}$  is high, all output registers can be updated simultaneously. Note that the  $t_{LWD}$  required pulse width for updating all DACs is a minimum of 170 ns.

The  $R/\overline{W}$  input, when enabled by  $\overline{CS}$ , controls the writing to and reading from the input register.

#### Coding

Both the DAC-8412 and DAC8413 use binary coding. The output voltage can be calculated by:

$$V_{OUT} = V_{REFL} + \frac{(V_{REFL} - V_{REFL}) * N}{4096}$$

where N is the digital code in decimal.

#### RESET

The  $\overline{RESET}$  function can be used either at power-up or at any time during the DAC's operation. The  $\overline{RESET}$  function is independent of  $\overline{CS}$ . This pin is active LOW and sets the DAC output registers to either center code for the DAC8412, or zero code for the DAC8413. The reset to center code is most useful when the DAC is configured for bipolar references and an output of zero volts after reset is desired.

#### Supplies

Supplies required are  $V_{SS}$ ,  $V_{DD}$  and  $V_{LOGIC}$ . The  $V_{SS}$  supply can be set between –15 volts and 0 volts.  $V_{DD}$  is the positive supply; its operating range is between +5 and +15 volts.

 $V_{LOGIC}$  is the digital output reference voltage for the readback function. It is normally connected to +5 volts. This pin is a logic reference input only. It does not supply current to the device. If you are not using the readback function,  $V_{LOGIC}$  can be hardwired to  $V_{DD}$ . While  $V_{LOGIC}$  does not supply current to the DAC8412, it does supply currents to the digital outputs when readback is used.

#### Amplifiers

Unlike many voltage output DACs, the DAC8412 features buffered voltage outputs. Each output is capable of both sourcing and sinking 5 mA at  $\pm 10$  volts, eliminating the need for external

amplifiers in most applications. These amplifiers are short circuit protected.

Careful attention to grounding is important to accurate operation of the DAC8412. This is not because the DAC8412 is more sensitive than other 12-bit DACs, but because with four outputs and two references there is greater potential for ground loops. Since the DAC8412 has no analog ground, the ground must be specified with respect to the reference.

#### **Reference Configurations**

Output voltage ranges can be configured as either unipolar or bipolar, and within these choices a wide variety of options exists. The unipolar configuration can be either positive or negative voltage output, and the bipolar configuration can be either symmetrical or nonsymmetrical.




Figure 2. Unipolar +10 V Operation




Figure 3. Symmetrical Bipolar Operation

Figure 3 (Symmetrical Bipolar Operation) shows the DAC8412 configured for  $\pm\,10$  volt operation. Note: See the AD688 data sheet for a full explanation of reference operation. Adjustments may not be required for many applications since the AD688 is a very high accuracy reference. However if additional adjustments are required, adjust the DAC8412 full scale first. Begin by loading the digital full-scale code (FFF\_H), and then adjust the Gain Adjust potentiometer to attain a DAC output voltage of 9.9976 volts. Then, adjust the Balance Adjust to set the center scale output voltage to 0.000 volts.

The 0.2  $\mu F$  bypass capacitors shown at the reference inputs in Figure 3 should be used whenever  $\pm\,10$  volt references are used. Applications with single references or references to  $\pm\,5$  volts may not require the 0.2  $\mu F$  bypassing. The 6.2  $\Omega$  resistor in series with the output of the reference amplifier is to keep the amplifier from oscillating with the capacitive load. We have

REV. C -7-

found that this is large enough to stabilize this circuit. Larger resistor values are acceptable, provided that the drop across the resistor doesn't exceed a  $V_{BE}$ . Assuming a minimum  $V_{BE}$  of 0.6 volts and a maximum current of 2.75 mA, then the resistor should be under 200  $\Omega$  for the loading of a single DAC8412.

Using two separate references is not recommended. Having two references could cause different drifts with time and temperature; whereas with a single reference, most drifts will track.

Unipolar positive full-scale operation can usually be set with a reference with the correct output voltage. This is preferable to using a reference and dividing down to the required value. For a 10 volt full-scale output, the circuit can be configured as shown in Figure 2. In this configuration the full-scale value is set first by adjusting the 10 k $\Omega$  resistor for a full-scale output of 9.9976 volts.




Figure 4. Unipolar -10 V Operation

Figure 4 shows the DAC8412 configured for -10 volt to zero volt operation. A REF08 with a -10 volt output is connected directly to  $V_{\text{REFL}}$  for the reference voltage.

#### Single +5 Volt Supply Operation

For operation with a +5 volt supply, the reference should be set between 1.0 and +2.5 volts for optimum linearity. Note that lower reference voltages will have greater effects due to noise. Figure 5 shows a REF43 used to supply a +2.5 volt reference voltage. The headroom of the reference and DAC are both sufficient to support a +5 volt supply with  $\pm5\%$  tolerance.  $V_{\rm DD}$  and  $V_{\rm LOGIC}$  should be connected to the same supply and separate bypassing to each pin should be used.






Figure 5. +5 V Single Supply Operation

## **Typical Performance Characteristics**




Differential Linearity vs. V<sub>REFH</sub>




Differential Linearity vs. V<sub>REFH</sub>

-8-




INL vs. V<sub>REFH</sub>


REV. C




INL vs. V<sub>REFH</sub>




Full-Scale Error vs. Time Accelerated by Burn-In




Zero-Scale Error vs. Time Accelerated by Burn-In




Full-Scale Error vs. Temperature



Zero-Scale Error vs. Temperature




Channel-to-Channel Matching ( $V_{SUPPLY} = \pm 15 V$ )




Channel-to-Channel Matching ( $V_{SUPPLY} = +5 V$ )


REV. C –9–




IDD vs. VREFH All DACS High




 $I_{NL}$  vs. Code




I<sub>VREFH</sub> vs. Code




Settling Time (Positive)



Settling Time (Negative)




Positive Slew Rate




Negative Slew Rate


–10– REV. C




Small Signal Response



Power Supply Current vs. Temperature



PSRR vs. Frequency




I<sub>OUT</sub> vs. V<sub>OUT</sub>

#### **OUTLINE DIMENSIONS**


Dimensions shown in inches and (mm).


# 28-Position Leadless Chip Carrier (TC Suffix)




REV. C –11–

28-Lead PLCC (PC Suffix)





#### 28-Lead Cerdip (T Suffix)



#### 28-Lead Epoxy DIP (P Suffix)

