


# 3.3V-5V TIMEKEEPER<sup>®</sup> CONTROLLER

- CONVERTS LOW POWER SRAMs into NVRAMs
- YEAR 2000 COMPLIANT
- BATTERY LOW FLAG
- INTEGRATED REAL TIME CLOCK, POWER-FAIL CONTROL CIRCUIT, BATTERY and CRYSTAL
- WATCHDOG TIMER
- WRITE PROTECT VOLTAGES (VPFD = Power-fail Deselect Voltage):
  - M48T201Y:  $4.1V \le V_{PFD} \le 4.5V$
  - M48T201V:  $2.7V \le V_{PFD} \le 3.0V$
- PACKAGING INCLUDES a 44-LEAD SOIC and SNAPHAT<sup>®</sup> TOP (to be Ordered Separately)
- SOIC PACKAGE PROVIDES DIRECT CONNECTION for a SNAPHAT TOP which CONTAINS the BATTERY and CRYSTAL
- MICROPROCESSOR POWER-ON RESET (Valid even during battery back-up mode)
- PROGRAMMABLE ALARM OUTPUT ACTIVE IN THE BATTERY BACKED-UP MODE


#### DESCRIPTION


The M48T201Y/201V are self-contained devices that include a real time clock (RTC), programmable alarms, a watchdog timer, and a square wave output which provides control of up to 512K x 8 of external low-power static RAM. Access to all RTC functions and the external RAM is the same as conventional bytewide SRAM. The 16 TIME-KEEPER<sup>®</sup> registers offer year, month, date, day, hour, minute, second, calibration, interrupt, alarm, century, watchdog, and square wave output data. Externally attached static RAMs are controlled by the M48T201Y/201V via the  $\overline{G}_{CON}$  and  $\overline{E}_{CON}$  signals.

The 44 pin 330mil SOIC provides sockets with gold plated contacts at both ends for direct connection to a separate SNAPHAT housing containing the battery and crystal. The unique design allows the SNAPHAT battery package to be mounted on top of the SOIC package after the completion of the surface mount process.



#### Figure 1. Logic Diagram





**Figure 2. SOIC Pin Connections** 

Warning: NC = Not Connected.

#### **DESCRIPTION** (cont'd)

Insertion of the SNAPHAT housing after reflow prevents potential battery damage due to the high temperatures required for device surface-mounting. The SNAPHAT housing is keyed to prevent reverse insertion. The SOIC and battery packages are shipped separately in plastic anti-static tubes or in Tape & Reel form. For the 44 lead SOIC, the battery/crystal package (i.e. SNAPHAT) part number is "M4Txx-BR12SH1" (See Table 14).

Automatic backup and write protection for an external SRAM is provided through V<sub>OUT</sub>,  $\overline{E}_{CON}$ , and  $\overline{G}_{CON}$  pins. (Users are urged to insure that voltage specifications, for both the controller chip and external SRAM chosen, are similar.) The SNAPHAT containing the lithium energy source used to permanently power the real time clock is also used to retain RAM data in the absence of Vcc power

Table 1.	Signal	Names
----------	--------	-------

A0-A18	Address Inputs			
DQ0-DQ7	Data Inputs / Outputs			
RSTIN1	Reset 1 Input			
RSTIN2	Reset 2 Input			
RST	Reset Output (Open Drain)			
WDI	Watchdog Input			
Ē	Chip Enable Input			
G	Output Enable Input			
W	Write Enable Input			
E <sub>CON</sub>	RAM Chip Enable Output			
G <sub>CON</sub>	RAM Enable Output			
IRQ/FT	Interrupt / Frequency Test Output (Open Drain)			
SQW	Square Wave Output			
V <sub>OUT</sub>	Supply Voltage Output			
V <sub>CC</sub>	Supply Voltage			
V <sub>SS</sub>	Ground			

through the V<sub>OUT</sub> pin. The chip enable output to RAM ( $\overline{E}_{CON}$ ) and the output enable output to RAM ( $\overline{G}_{CON}$ ) are controlled during power transients to prevent data corruption. The date is automatically adjusted for months with less than 31 days and corrects for leap years. The internal watchdog timer provides programmable alarm windows.

The nine clock bytes (7FFFh - 7FFF9h and 7FFF1h) are not the actual clock counters, they are memory locations consisting of BiPORT<sup>TM</sup> read/write memory cells within the static RAM array. Clock circuitry updates the clock bytes with current information once per second. The information can be accessed by the user in the same manner as any other location in the static memory array. Byte 7FFF8h is the clock control register. This byte controls user access to the clock information and also stores the clock calibration setting.

Symbol	Parameter	Value	Unit
T <sub>A</sub>	Ambient Operating Temperature	0 to 70	°C
T <sub>STG</sub>	Storage Temperature (V <sub>CC</sub> Off, Oscillator Off) SNAPHAT SOIC	-40 to 85 -55 to 125	°C
T <sub>SLD</sub> <sup>(2)</sup>	Lead Solder Temperature for 10 seconds	260	°C
V <sub>IO</sub>	Input or Output Voltages	-0.3 to V <sub>CC</sub> +0.3	V
V <sub>CC</sub>	Supply Voltage	-0.3 to 7.0	V
Ι <sub>ο</sub>	Output Current	20	mA
PD	Power Dissipation	1	W

Table 2. Absolute Maximum Ratings<sup>(1)</sup>

Notes: 1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to the absolute maximum rating conditions for extended periods of time may affect reliability.

2. Soldering temperature not to exceed 260°C for 10 seconds (total thermal budget not to exceed 150°C for longer than 30 seconds). *CAUTION:* Negative undershoots below –0.3 volts are not allowed on any pin while in the Battery Back-up mode.

**CAUTION**: Do NOT wave solder SOIC to avoid damaging SNAPHAT sockets.

Mode	V <sub>cc</sub>	Ē	G	W	DQ0-DQ7	Power
Deselect		VIH	Х	Х	High Z	Standby
Write	4.5V to 5.5V or	V <sub>IL</sub>	Х	V <sub>IL</sub>	D <sub>IN</sub>	Active
Read	3.0V to 3.6	VIL	VIL	VIH	Dout	Active
Read		V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	High Z	Active
Deselect	$V_{\text{SO}}$ to $V_{\text{PFD}}$ (min) $^{(2)}$	Х	Х	Х	High Z	CMOS Standby
Deselect	$\leq$ V <sub>SO</sub> <sup>(2)</sup>	Х	Х	Х	High Z	Battery Back-up Mode

Table 3. Operating Modes<sup>(1)</sup>

Notes: 1. X = V<sub>IH</sub> or V<sub>IL</sub>

2. V<sub>SO</sub> = Battery Back-up Switchover Voltage. (See Tables 6A and 6B for details)

#### **DESCRIPTION** (cont'd)

Byte 7FFF7h contains the watchdog timer setting. The watchdog timer can generate either a reset or an interrupt, depending on the state of the Watchdog Steering bit (WDS). Bytes 7FFF6h - 7FFF2h include bits that, when programmed, provide for clock alarm functionality. Alarms are activated when the register contentmatches the month, date, hours, minutes, and seconds of the clock registers. Byte 7FFF1h contains century information. Byte 7FFF0h contains additional flag information pertaining to the watchdog timer, the alarm condition, the battery status and square wave output operation. 4-bits are included within this register (RS0-RS3) that are used to program the Square Wave Output Frequency (see Table 11). The M48T201Y/V also has its own Power-Fail Detect circuit. This control circuitry constantlymonitors the supply voltage for an out of tolerance condition. When Vcc is out of tolerance, the circuit write protectsthe TIMEKEEPER register data and external SRAM, providing data security in the midst of unpredictable system operation. As Vcc falls, the control circuitry automatically switches to the battery, maintaining data and clock operation until valid power is restored.

#### Figure 3. Block Diagram





Figure 4. AC Testing Load Circuit



Note: Excluding open-drain outputs pin

#### **Table 4. AC Measurement Conditions**

Input Rise and Fall Times	≤ 5ns			
Input Pulse Voltages	0V to 3V			
Input and Output Timing Ref. Voltages 1.5V				

Note that Output Hi-Z is defined as the point where data is no longer driven.

#### **Address Decoding**

The M48T201Y/V accommodates 19 address lines (A0-A18) which allow direct connection of up to 512K bytes of static RAM. Regardless of SRAM density used, timekeeping, watchdog, alarm, century, flag, and control registers are located in the upper RAM locations. All TIMEKEEPER registers reside in the upper RAM locations without conflict by inhibiting the  $G_{CON}$  (output enable RAM) signal during clock access. The RAM's physical locations are transparent to the user and the memory map looks continuous from the first clock address to the upper most attached RAM addresses.

# Table 5. Capacitance <sup>(1)</sup> $(T_A = 25 \ ^\circ C, f = 1 \ MHz)$

Symbol	Parameter	Test Condition	Min	Мах	Unit
C <sub>IN</sub>	Input Capacitance	$V_{IN} = 0V$		10	pF
C <sub>IO</sub> <sup>(2)</sup>	Input / Output Capacitance	$V_{OUT} = 0V$		10	pF

Notes: 1. Effective capacitance measured with power supply at 5V. Sampled only, not 100% tested. 2. Outputs deselected.

#### Table 6A. DC Characteristics

 $(T_A = 0 \text{ to } 70^{\circ}\text{C}; V_{CC} = 3.0\text{V to } 3.6\text{V})$ 

Symbol	Parameter	Test Condition	Тур	Min	Max	Unit
I <sub>LI</sub> <sup>(1,2)</sup>	Input Leakage Current	$0V \leq V_{IN} \leq V_{CC}$			±1	μA
$I_{LO}$ <sup>(1)</sup>	Output Leakage Current	$0V \le V_{OUT} \le V_{CC}$			±1	μA
Icc	Supply Current	Outputs open	4		10	mA
I <sub>CC1</sub>	Supply Current (Standby) TTL	$\overline{E} = V_{IH}$			3	mA
I <sub>CC2</sub>	Supply Current (Standby) CMOS	$\overline{E} = V_{CC} - 0.2V$			2	mA
I <sub>BAT</sub>	Battery Current OSC ON		575		800	nA
IBAT	Battery Current OSC OFF				100	nA
VIL	Input Low Voltage			-0.3	0.8	V
V <sub>IH</sub>	Input High Voltage			2.0	V <sub>CC</sub> + 0.3	V
Vol	Output Low Voltage	$I_{OL} = 2.1 \text{mA}$			0.4	V
VOL	Output Low Voltage (open drain) <sup>(3)</sup>	I <sub>OL</sub> = 10.0mA			0.4	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -1.0mA		2.4		V
$V_{OHB}$ <sup>(4)</sup>	V <sub>OH</sub> (Battery Back-Up)	$I_{OUT2} = -1.0 \mu A$		2.0	3.6	V
I <sub>OUT1</sub> <sup>(5)</sup>	V <sub>OUT</sub> Current (Active)	$V_{OUT1} > V_{CC} - 0.3$			70	mA
I <sub>OUT2</sub>	V <sub>OUT</sub> Current (Battery Back-Up)	$V_{OUT2} > V_{BAT} - 0.3$			100	μA
V <sub>PFD</sub>	Power Fail Deselect		2.9	2.7	3.0	V
$V_{SO}$	Battery Back-Up Switchover		V <sub>PFD</sub> – 100mV			V
V <sub>BAT</sub>	Battery Voltage		3.0			V

Notes: 1. Outputs Deselected.
 2. RSTINT and RSTIN2 internally pulled-up to V<sub>CC</sub> through 100KΩ resistor. WDI internally pulled-down to V<sub>SS</sub> through 100KΩ resistor.
 3. For IRQ/FT, RST pins (Open Drain).
 4. Conditioned outputs (E<sub>CON</sub> and G<sub>CON</sub>) can only sustain CMOS leakage current in the battery back-up mode. Higher leakage currents will reduce battery life.
 5. External SRAM must match TIMEKEEPER Controller chip V<sub>CC</sub> specification.

57

#### Table 6B. DC Characteristics

 $(T_A = 0 \text{ to } 70^{\circ}\text{C}; V_{CC} = 4.5\text{V to } 5.5\text{V})$ 

Symbol	Parameter	Test Condition	Тур	Min	Max	Unit
I <sub>LI</sub> <sup>(1,2)</sup>	Input Leakage Current	$0V \leq V_{IN} \leq V_{CC}$			±1	μΑ
I <sub>LO</sub> <sup>(1)</sup>	Output Leakage Current	$0V \le V_{OUT} \le V_{CC}$			±1	μΑ
I <sub>CC</sub>	Supply Current	Outputs open	8		15	mA
I <sub>CC1</sub>	Supply Current (Standby) TTL	$\overline{E} = V_{IH}$			5	mA
I <sub>CC2</sub>	Supply Current (Standby) CMOS	$\overline{E} = V_{CC} - 0.2V$			3	mA
I <sub>BAT</sub>	Battery Current OSC ON		575		800	nA
IBAT	Battery Current OSC OFF				100	nA
V <sub>IL</sub>	Input Low Voltage			-0.3	0.8	V
V <sub>IH</sub>	Input High Voltage			2.2	V <sub>CC</sub> + 0.3	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1mA			0.4	V
VOL	Output Low Voltage (open drain) <sup>(3)</sup>	I <sub>OL</sub> = 10.0mA			0.4	V
V <sub>OH</sub>	Output High Voltage	$I_{OH} = -1.0 \text{mA}$		2.4		V
V <sub>OHB</sub> <sup>(4)</sup>	V <sub>OH</sub> (Battery Back-Up)	I <sub>OUT2</sub> = -1.0μA		2.0	3.6	V
I <sub>OUT1</sub> <sup>(5)</sup>	V <sub>OUT</sub> Current (Active)	$V_{OUT1} > V_{CC} - 0.3$			100	mA
I <sub>OUT2</sub>	V <sub>OUT</sub> Current (Battery Back-Up)	$V_{OUT2} > V_{BAT} - 0.3$			100	μΑ
V <sub>PFD</sub>	Power Fail Deselect		4.35	4.1	4.5	V
$V_{SO}$	Battery Back-Up Switchover		3.0			V
VBAT	Battery Voltage		3.0			V

Notes: 1. Outputs Deselected.
 2. RSTIN1 and RSTIN2 internally pulled-up to V<sub>CC</sub> through 100KΩ resistor. WDI internally pulled-down to V<sub>SS</sub> through 100KΩ resistor.
 3. For IRQ/FT, RST pins (Open Drain).
 4. Conditioned outputs (E<sub>CON</sub> and G<sub>CON</sub>) can only sustain CMOS leakage current in the battery back-up mode. Higher leakage currents will reduce battery life.
 5. External SRAM must match TIMEKEEPER Controller chip V<sub>CC</sub> specification.





Figure 5. Power Down/Up Mode AC Waveforms

# Table 7. Power Up/Down AC Characteristics (T<sub>A</sub> = 0 to 70°C)

Symbol	Parameter	Min	Мах	Unit
t <sub>F</sub>	$V_{\text{PFD}}$ (max) to $V_{\text{PFD}}$ (min) $V_{\text{CC}}$ Fall Time	300		μs
t <sub>FB</sub>	$V_{\text{PFD}}$ (min) to $V_{\text{SO}}$ $V_{\text{CC}}$ Fall Time	10		μs
t <sub>R</sub>	$V_{\text{PFD}}$ (min) to $V_{\text{PFD}}$ (max) $V_{\text{CC}}$ Rise Time	10		μs
t <sub>RB</sub>	$V_{\text{SO}}$ to $V_{\text{PFD}}$ (min) $V_{\text{CC}}$ Rise Time	5		μs
t <sub>REC</sub>	V <sub>PFD</sub> (max) to RST High	40	200	ms



### Figure 6. $\overline{G}_{CON}$ Timing When Switching Between RTC and External SRAM

#### Table 8. Read Mode Characteristics

 $(T_A = 0 \text{ to } 70^\circ \text{C})$ 

		M481	M48T201Y		201V	
Symbol	Parameter	-7	-70		-85	
		Min	Max	Min	Мах	
t <sub>AVAV</sub>	Read Cycle Time	70		85		ns
t <sub>AVQV</sub>	Address Valid to Output Valid		70		85	ns
t <sub>ELQV</sub>	Chip Enable Low to Output Valid		70		85	ns
t <sub>GLQV</sub>	Output Enable Low to Output Valid		25		35	ns
t <sub>ELQX</sub>	Chip Enable Low to Output Transition	5		5		ns
t <sub>GLQX</sub>	Output Enable Low to Output Transition	0		0		ns
t <sub>EHQZ</sub>	Chip Enable High to Output Hi-Z		20		25	ns
t <sub>GHQZ</sub>	Output Enable High to Output Hi-Z		20		25	ns
t <sub>AXQX</sub>	Address Transition to Output Transition	5		5		ns
tAOEL	External SRAM Address to $\overline{G}_{CON}$ Low		20		30	ns
t <sub>AOEH</sub>	Controller SRAM Address to $\overline{G}_{CON}$ High		20		30	ns
t <sub>EPD</sub>	$\overline{E}$ to $\overline{E}_{CON}$ Low or High		10		15	ns
toerl	$\overline{G}$ Low to $\overline{G}_{CON}$ Low		15		20	ns
t <sub>RO</sub>	$\overline{G}$ High to $\overline{G}_{CON}$ High		10		15	ns




Figure 7. Read Cycle Timing: RTC & External RAM Control Signals

#### **READ MODE**

The M48T201Y/V executes a read cycle whenever  $\overline{W}$  (Write Enable) is high and  $\overline{E}$  (Chip Enable) is low. The unique address specified by the address inputs (A0-A18) defines which one of the on-chip TIMEKEEPER registers or external SRAM locations is to be accessed. When the address presented to the M48T201Y/V is in the range of 7FFFFh-7FFOh, one of the on-board TIME-KEEPER registers is accessed and valid data will be available to the eight data output drivers within tAVQV after the address input signal is stable, providing that the  $\overline{E}$  and  $\overline{G}$  access times are also satisfied. If they are not, then data access must be measured from the latter occurring signal ( $\overline{E}$  or  $\overline{G}$ ) and the limiting parameter is either t<sub>ELQV</sub> for  $\overline{E}$  or t<sub>GLQV</sub> for  $\overline{G}$  rather than the address access time. When one of the on-chip TIMEKEEPER registers is selected for read, the  $\overline{G}_{CON}$  signal will remain inactive throughout the read cycle.

When the address value presented to the M48T201Y/V is outside the range of TIMEKEEPER registers, an external SRAM location will be selected. In this case the  $\overline{G}$  signal will be passed to the  $\overline{G}_{CON}$  pin, with the specified delay times of t<sub>AOEL</sub> or t<sub>OERL</sub>.




Figure 8. Write Cycle Timing: RTC & External RAM Control Signals

#### WRITE MODE

The M48T201Y/V is in the Write Mode whenever  $\overline{W}$  (Write Enable) and  $\overline{E}$  (Chip Enable) are low state after the address inputs are stable. The start of a write is referenced from the latter occurring falling edge of  $\overline{W}$  or  $\overline{E}$ . A write is terminated by the earlier rising edge of  $\overline{W}$  or  $\overline{E}$ . The addresses must be held valid throughout the cycle.  $\overline{E}$  or  $\overline{W}$  must return high for a minimum of t<sub>EHAX</sub> from Chip Enable or t<sub>WHAX</sub> from Write Enable prior to the initiation of another read or write cycle. Data-in must be valid t<sub>DVWH</sub> prior to the end of write and remain valid for t<sub>WHDX</sub>

afterward.  $\overline{G}$  should be kept high during write cycles to avoid bus contention; although, if the output bus has been activated by a low on  $\overline{E}$  and  $\overline{G}$  a low on  $\overline{W}$  will disable the outputs t<sub>WLQZ</sub> after  $\overline{W}$  falls.

When the address value presented to the M48T201Y/V during the write is in the range of 7FFFFh-7FFF0h, one of the on-board TIME-KEEPER registers will be selected and data will be written into the device. When the address value presented to M48T201Y/V is outside the range of TIMEKEEPER registers, an external SRAM location is selected.



#### Table 9. Write Mode AC Characteristics

 $(T_A = 0 \text{ to } 70^{\circ}C)$ 

		M48 <sup>-</sup>	M48T201Y -70		201V	
Symbol	Parameter	-			-85	
		Min	Max	Min	Max	]
t <sub>AVAV</sub>	Write Cycle Time	70		85		ns
t <sub>AVWL</sub>	Address Valid to Write Enable Low	0		0		ns
t <sub>AVEL</sub>	Address Valid to Chip Enable Low	0		0		ns
t <sub>WLWH</sub>	Write Enable Pulse Width	45		55		ns
t <sub>ELEH</sub>	Chip Enable Low to Chip Enable High	50		60		ns
twhax	Write Enable High to Address Transition	0		0		ns
t <sub>EHAX</sub>	Chip Enable High to Address Transition	0		0		ns
t <sub>DVWH</sub>	Input Valid to Write Enable High	25		30		ns
t <sub>DVEH</sub>	Input Valid to Chip Enable High	25		30		ns
<b>t</b> WHDX	Write Enable High to Input Transition	0		0		ns
t <sub>EHDX</sub>	Chip Enable High to Input Transition	0		0		ns
t <sub>WLQZ</sub> <sup>(1, 2)</sup>	Write Enable Low to Output Hi-Z		20		25	ns
t <sub>AVWH</sub>	Address Valid to Write Enable High	55		65		ns
taven	Address Valid to Chip Enable High	55		65		ns
t <sub>WHQX</sub> <sup>(1, 2)</sup>	Write Enable High to Output Transition	5		5		ns

**Notes:** 1.  $C_L = 5pF$  (see Figure 4).

2. If  $\overline{E}$  goes low simultaneously with  $\overline{W}$  going low, the outputs remain in the high impedance state.

#### DATA RETENTION MODE

With valid V<sub>CC</sub> applied, the M48T201Y/V can be accessed as described above with read or write cycles. Should the supply voltage decay, the M48T201Y/V will automatically deselect, write protecting itself (and any external SRAM) when Vcc falls between VPFD (max) and VPFD (min). This is accomplished by internally inhibiting access to the clock registers via the  $\overline{E}$  signal. At this time, the Reset pin (RST) is driven active and will remain active until Vcc returns to nominal levels. External RAM access is inhibited in a similar manner by forcing  $\overline{E}_{CON}$  to a high level. This level is within 0.2V of the VBAT. ECON will remain at this level as long as V<sub>CC</sub> remains at an out-of tolerance condition. When  $V_{CC}$  falls below the level of the battery ( $V_{BAT}$ ), power input is switched from the  $V_{CC}$  pin to the SNAPHAT battery and the clock registers are maintained from the attached battery supply. External RAM is also powered by the SNAPHAT battery. All outputs except GCON, ECON, RST, IRQ/FT and V<sub>OUT</sub>, become high impedance. The V<sub>OUT</sub> pin is capable of supplying 100 $\mu$ A of current to the attached memory with less than 0.3V drop under this condition. On power up, when V<sub>CC</sub> returns to a nominal value, write protection continues for 200ms (max) by inhibiting E<sub>CON</sub>. The RST signal also remains active during this time (see Figure 5).

Note: Most low power SRAMs on the market today can be used with the M48T201Y/V TIMEKEEPER Controller. There are, however some criteria which should be used in making the final choice of an SRAM to use.

The SRAM must be designed in a way where the chip enable input disables all other inputs to the SRAM. This allows inputs to the M48T201Y/V and SRAMs to be Don't Care once V<sub>CC</sub> falls below V<sub>PFD</sub>(min). The SRAM should also guarantee data retention down to V<sub>CC</sub> = 2.0V. The chip enable access time must be sufficient to meet the system needs with the chip enable (and output enable) output propagation delays included.






 Table 10.
 Alarm Repeat Modes

RPT5	RPT4	RPT3	RPT2	RPT1	Alarm Activated
1	1	1	1	1	Once per Second
1	1	1	1	0	Once per Minute
1	1	1	0	0	Once per Hour
1	1	0	0	0	Once per Day of Month
1	0	0	0	0	Once per Month


#### DATA RETENTION MODE (cont'd)

If data retention lifetime is a critical parameter for the system, it is important to review the data retention current specifications for the particular SRAMs being evaluated. Most SRAMs specify a data retention current at 3.0V. Manufacturers generally specify a typical condition for room temperature along with a worst case condition (generally at elevated temperatures). The system level requirements will determine the choice of which value to use. The data retention current value of the SRAMs can then be added to the  $I_{BAT}$  value of the M48T201Y/Vto determine the total current requirements for data retention. The available battery capacity for the SNAPHAT of your choice can then be divided by this current to determine the amount of data retention available (see Table 14).

For a further more detailed review of lifetime calculations, please see Application Note AN1012.



Figure 10. Back-Up Mode Alarm Waveform



#### TIMEKEEPER REGISTERS

The M48T201Y/V offers 16 internal registers which contain TIMEKEEPER, Alarm, Watchdog, Interrupt, Flag, and Control data. These registers are memory locations which contain external (user accessible) and internal copies of the data (usually referred to as BiPORT<sup>TM</sup> TIMEKEEPER cells). The external copies are independent of internal functions except that they are updated periodically by the simultaneous transfer of the incremented internal copy. TIMEKEEPER and Alarm Registers store data in BCD. Control, Watchdog and Flags (bits D0 to D3) Registers store data in Binary Format.

#### **CLOCK OPERATIONS**

#### **Reading the Clock**

Updates to the TIMEKEEPER registers should be halted before clock data is read to prevent reading data in transition. Because the BiPORT TIME-KEEPER cells in the RAM array are only data registers, and not the actual clock counters, updating the registers can be halted without disturbing the clock itself.

Updating is halted when a '1' is written to the READ bit, D6 in the Control Register (7FFF8h). As long

as a '1' remains in that position, updating is halted. After a halt is issued, the registers reflect the count; that is, the day, date, and time that were current at the moment the halt command was issued.

All of the TIMEKEEPER registers are updated simultaneously. A halt will not interrupt an update in progress. Updating occurs approximately 1 second after the READ bit is reset to a '0'.

#### Setting the Clock

Bit D7 of the Control Register (7FFF8h) is the WRITE bit. Setting the WRITE bit to a '1', like the READ bit, halts updates to the TIMEKEEPER registers. The user can then load them with the correct day, date, and time data in 24 hour BCD format (see Table 12).

Resetting the WRITE bit to a '0' then transfers the values of all time registers (7FFFh-7FFF9h, 7FFF1h) to the actual TIMEKEEPER counters and allows normal operation to resume. After the WRITE bit is reset, the next clock update will occur approximately one second later.

**NOTE:** Upon power-up following a power failure, both the WRITE bit and the READ bit will be reset to '0'.

	Square V	Square	e Wave		
RS3	RS2	RS1	RS0	Frequency	Units
0	0	0	0	Hi-Z	-
0	0	0	1	32.768	kHz
0	0	1	0	8.192	kHz
0	0	1	1	4.096	kHz
0	1	0	0	2.048	kHz
0	1	0	1	1.024	kHz
0	1	1	0	512	Hz
0	1	1	1	256	Hz
1	0	0	0	128	Hz
1	0	0	1	64	Hz
1	0	1	0	32	Hz
1	0	1	1	16	Hz
1	1	0	0	8	Hz
1	1	0	1	4	Hz
1	1	1	0	2	Hz
1	1	1	1	1	Hz

## **Table 11. Square Wave Output Frequency** $(T_A = 0 \text{ to } 70^{\circ}\text{C})$

#### Stopping and Starting the Oscillator

The oscillator may be stopped at any time. If the device is going to spend a significant amount of time on the shelf, the oscillator can be turned off to minimize current drain on the battery. The STOP bit is located at Bit D7 within the Seconds Register (7FFF9h). Setting it to a '1' stops the oscillator. When reset to a '0', the M48T201Y/V oscillator starts within one second.

**NOTE:** It is not necessary to set the WRITE bit when setting or resetting the FREQUENCY TEST bit (FT) or the STOP bit (ST).

#### SETTING ALARM CLOCK Registers

7FFF6h-7FFF2h contain the alarm settings. The alarm can be configured to go off at a prescribed time on a specific month, day of month, hour, minute, or second or repeat every month, day of month, hour, minute, or second.

It can also be programmed to go off while the M48T201Y/V is in the battery back-up to serve as a system wake-up call.

Bits RPT5-RPT1 put the alarm in the repeat mode of operation. Table 10 shows the possible configurations. Codes not listed in the table default to the once per second mode to quickly alert the user of an incorrect alarm setting.

When the clock information matches the alarm clock settings based on the match criteria defined by RPT5-RPT1, the AF (Alarm Flag) is set. If AFE (Alarm Flag Enable) is also set, the alarm condition activates the IRQ/FT pin. The IRQ/FT output is cleared by a read to the Flags register as shown in Figure 9. A subsequent read of the Flags register will reset the Alarm Flag (D6; Register 7FFF0h).

The IRQ/FT pin can also be activated in the battery back-up mode. The IRQ/FT will go low if an alarm occurs and both ABE (Alarm in Battery Back-up Mode Enable) and AFE are set. The ABE and AFE bits are reset during power-up, therefore an alarm generated during power-up will only set AF. The user can read the Flag Register at system boot-up to determine if an alarm was generated while the M48T201Y/V was in the deselect mode during power-up. Figure 10 illustrates the back-up mode alarm timing.

Address				Da	ata				Function/R	ange
Addless	D7	D6	D5	D4	D3	D2	D1	D0	BCD Fori	mat
7FFFFh		10 Y	ears			Ye	ar		Year	00-99
7FFFEh	0	0	0	10 M		Мо	nth		Month	01-12
7FFFDh	0	0	10 [	Date		Date: Day	of Month		Date	01-31
7FFFCh	0	FT	0	0	0 Day			Day	01-07	
7FFFBh	0	0	10 H	lours	Hours (24 Hour Format)			Hour	00-23	
7FFFAh	0		10 Minutes	S	Minutes			Minutes	00-59	
7FFF9h	ST	1	0 Second	s	s Seconds			Seconds	00-59	
7FFF8h	W	R	S			Calibratior	n		Control	
7FFF7h	WDS	BMB4	BMB3	BMB2	BMB1	BMB0	RB1	RB0	Watchdog	
7FFF6h	AFE	SQWE	ABE	AI.10M		Alarm	Month		Al. Month	01-12
7FFF5h	RPT4	RPT5	Al. 10	) Date		Alarm	Date		Al. Date	01-31
7FFF4h	RPT3	0	Al. 10	Hours		Alarm	Hours		Al. Hours	00-23
7FFF3h	RPT2	Alaı	m 10 Min	utes	Alarm Minutes			Al. Minutes	00-59	
7FFF2h	RPT1	Alar	m 10 Seco	onds	Alarm Seconds			Al. Seconds	00-59	
7FFF1h		1000	Years		100 Years			Century	00-99	
7FFF0h	WDF	AF	0	BL	RS3	RS2	RS1	RS0	Flags	

#### Table 12. Register Map

Keys: S = SIGN Bit

FT = FREQUENCY TEST Bit R = READ Bit W = WRITE Bit ST = STOP Bit

0 =Must be set to '0'

Z = '0' and are Read only

WDS = Watchdog Steering Bit AF = Alarm Flag BL = Battery Low Flag SQWE = Square Wave Enable Bit BMB0-BMB4 = Watchdog Multiplier Bits RB0-RB1 = Watchdog Resolution Bits AFE = Alarm Flag Enable ABE = Alarm in Battery Back-up Mode Enable RPT1-RPT5 = Alarm Repeat Mode Bits WDF = Watchdog Flag RS0-RS3 = SQW Frequency


#### WATCHDOG TIMER

The watchdog timer can be used to detect an out-of-control microprocessor. The user programs the watchdog timer by setting the desired amount of time-out into the Watchdog Register, address 7FFF7h. Bits BMB4-BMB0 store a binary multiplier and the two lower order bits RB1-RB0 select the resolution, where 00=1/16 second, 01=1/4 second, 10=1 second, and 11=4 seconds. The amount of time-out is then determined to be the multiplication of the five bit multiplier value with the resolution. (For example: writing 00001110 in the Watchdog Register = 3\*1 or 3 seconds). If the processor does not reset the timer within the specified period, the M48T201Y/V sets the WDF (Watchdog Flag) and generates a watchdog interrupt or a microprocessor reset.

The most significant bit of the Watchdog Register is the Watchdog Steering Bit (WDS). When set to a '0', the watchdog will activate the  $\overline{IRQ}/FT$  pin when timed-out. When WDS is set to a '1', the watchdog will output a negative pulse on the RST pin for 40 to 200 ms. The Watchdog register and the FT bit will reset to a '0' at the end of a Watchdog time-out when the WDS bit is set to a '1'.

The watchdog timer can be reset by two methods: 1) a transition (high-to-low or low-to-high) can be applied to the Watchdog Input pin (WDI) or 2) the microprocessor can perform a write of the Watchdog Register. The time-out period then starts over. The WDI pin should be tied to  $V_{SS}$  if not used. The watchdog will be reset on each transition (edge) seen by the WDI pin.

#### Figure 11. Calibration Waveform



#### WATCHDOG TIMER (cont'd)

In order to perform a software reset of the watchdog timer, the original time-out period can be written into the Watchdog Register, effectively restarting the count-down cycle.

Should the watchdog timer time-out, and the WDS bit is programmed to output an interrupt, a value of 00h needs to be written to the Watchdog Register in order to clear the IRQ/FT pin. This will also disable the watchdog function until it is again programmed correctly. A read of the Flags Register will reset the Watchdog Flag (Bit D7; Register 7FFF0h).

The watchdog function is automatically disabled upon power-up and the Watchdog Register is cleared. If the watchdog function is set to output to the IRQ/FT pin and the frequency test function is activated, the watchdog function prevails and the frequency test function is denied.

#### **Square Wave Output**

The M48T201Y/V offers the user a programmable square wave function which is output on the SQW pin. RS3-RS0 bits located in 7FFF0h establish the square wave output frequency. These frequencies are listed in Table 11. Once the selection of the SQW frequency has been completed, the SQW pin can be turned on and off under software control with the square wave enable bit (SQWE) located in Register 7FFF6h.

#### **POWER-ON RESET**

The M48T201Y/V continuously monitors Vcc. When Vcc falls to the power fail detect trip point, the RST pulls low (open drain) and remains low on power-up for 40 to 200ms after Vcc passes VPFD. The RST pin is an open drain output and an appropriate pull-up resistor should be chosen to control rise time.

#### Reset Inputs (RSTIN1 & RSTIN2)

The M48T201Y/V provides two independentinputs which can generate an output reset. The duration and function of these resets is identical to a reset generated by a power cycle. Table 13 and Figure 12 illustrate the AC reset characteristics of this function. Pulses shorter than  $t_{R1}$  and  $t_{R2}$  will not generate a reset condition. RSTIN1 and RSTIN2 are each internally pulled up to Vcc through a 100K $\Omega$  resistor.

#### **Calibrating the Clock**

The M48T201Y/V is driven by a quartz controlled oscillator with a nominal frequency of 32,768 Hz. The devices are factory calibrated at  $25^{\circ}$ C and tested for accuracy. Clock accuracy will not exceed  $\pm 35$  ppm (parts per million) oscillator frequency error at  $25^{\circ}$ C, which equates to about  $\pm 1.53$  minutes per month. When the Calibration circuit is properly employed, accuracy improves to better than  $\pm 2$  ppm at  $25^{\circ}$ C. The oscillation rate of crystals changes with temperature. The M48T201Y/V design employs periodic counter correction. The calibration circuit adds or subtracts counts from the oscillator divider circuit at the divide by 256 stage, as shown in Figure 11.



#### Table 13. Reset AC Characteristics

$(T_A = 0 \text{ to } 70^\circ C, V)$	cc = 3.0V to	3.6V or `	$V_{CC} = 4.5 V$ to	5.5V)

Symbol	Parameter	Min	Мах	Unit
t <sub>R1</sub>	RSTIN1 Low to RST Low	50	200	ns
t <sub>R2</sub>	RSTIN2 Low to RST Low	20	100	ms
t <sub>R1HRZ</sub> <sup>(1)</sup>	RSTIN1 High to RST Hi-Z	40	200	ms
t <sub>R2HRZ</sub> <sup>(1)</sup>	RSTIN2 High to RST Hi-Z	40	200	ms

**Note:** 1.  $C_L = 5pF$  (see Figure 4).

Table 14. SNAPHAT Battery Table

Part Number	Description	Package
M4T28-BR12SH1	Lithium Battery (49mAh) SNAPHAT	SH
M4T32-BR12SH1	Lithium Battery (130mAh) SNAPHAT	SH

The number of times pulses which are blanked (subtracted, negative calibration) or split (added, positive calibration) depends upon the value loaded into the five Calibration bits found in the Control Register. Adding counts speeds the clock up, subtracting counts slows the clock down.

The Calibration bits occupy the five lower order bits (D4-D0) in the Control Register 7FFF8h. These bits can be set to represent any value between 0 and 31 in binary form. Bit D5 is a Sign bit; '1' indicates positive calibration, '0' indicates negative calibration. Calibration occurs within a 64 minute cycle. The first 62 minutes in the cycle may, once per minute, have one second either shortened by 128 or lengthened by 256 oscillator cycles. If a binary '1' is loaded into the register, only the first 2 minutes in the 64 minute cycle will be modified; if a binary 6 is loaded, the first 12 will be affected, and so on.

Therefore, each calibration step has the effect of adding 512 or subtracting 256 oscillator cycles for every 125,829,120 actual oscillator cycles, that is +4.068 or -2.034 ppm of adjustment per calibration step in the calibration register. Assuming that the oscillator is running at exactly 32,768 Hz, each of the 31 increments in the Calibration byte would represent+10.7 or -5.35 seconds per month which corresponds to a total range of +5.5 or -2.75 minutes per month.

Two methods are available for ascertaining how much calibration a given M48T201Y/V may require. The first involves setting the clock, letting it run for a month and comparing it to a known accurate reference and recording deviation over a

fixed period of time. Calibration values, including the number of seconds lost or gained in a given period, can be found in STMicroelectronics Application Note: TIMEKEEPER CALIBRATION. This allows the designer to give the end user the ability to calibrate the clock as the environment requires, even if the final product is packaged in a non-user serviceable enclosure. The designer could provide a simple utility that accesses the Calibration byte.

The second approach is better suited to a manufacturing environment, and involves the use of the IRQ/FT pin. The pin will toggle at 512Hz, when the Stop bit (ST, D7 of 7FF9h) is '0', the Frequency Test bit (FT, D6 of 7FFFCh) is '1', the Alarm Flag Enable bit (AFE, D7 of 7FFF6h) is '0', and the Watchdog Steering bit (WDS, D7 of 7FFF7h) is '1' or the Watchdog Register (7FFF7h=0) is reset.

Note: A 4 second settling time must be allowed before reading the 512Hz output.

Any deviation from 512 Hz indicates the degree and direction of oscillator frequency shift at the test temperature. For example, a reading of 512.010124Hz would indicate a +20 ppm oscillator frequency error, requiring a -12 (001100) to be loaded into the Calibration Byte for correction. Note that setting or changing the Calibration Byte does not affect the Frequency test output frequency.

The  $\overline{IRQ}/FT$  pin is an open drain output which requires a pull-up resistor for proper operation. A 500-10k $\Omega$  resistor is recommended in order to control the rise time. The FT bit is cleared on power-up.




Figure 12. RSTIN1 and RSTIN2 Timing Waveforms

#### **BATTERY LOW WARNING**

The M48T201Y/V automatically performs battery voltage monitoring upon power-up and at factoryprogrammed time intervals of approximately 24 hours. The Battery Low (BL) bit, Bit D4 of Flags Register 7FFF0h, will be asserted if the battery voltage is found to be less than approximately 2.5V. The BL bit will remain asserted until completion of battery replacement and subsequent battery low monitoring tests, either during the next power-up sequence or the next scheduled 24-hour interval.

If a battery low is generated during a power-up sequence, this indicates that the battery is below approximately 2.5V and may not be able to maintain data integrity in the SRAM. Data should be considered suspect and verified as correct. Afresh battery should be installed.

If a battery low indication is generated during the 24-hour interval check, this indicates that the battery is near end of life. However, data is not compromised due to the fact that a nominal Vcc is supplied. In order to insure data integrity during subsequent periods of battery back-up mode, the battery should be replaced.

The M48T201Y/201V only monitors the battery when a nominal VCC is applied to the device. Thus applications which require extensive durations in the battery back-up mode should be powered-up periodically (at least once every few months) in order for this technique to be beneficial. Additionally, if a battery low is indicated, data integrity should be verified upon power-up via a checksum or other technique.

#### **POWER-ON DEFAULTS**


Upon application of power to the device, the following register bits are set to a '0' state: WDS; BMB0-BMB4; RB0-RB1; AFE; ABE; SQWE; W; R; FT.

## POWER SUPPLY DECOUPLING and UNDER-SHOOT PROTECTION


lcc transients, including those produced by output switching, can produce voltage fluctuations, resulting in spikes on the V<sub>CC</sub> bus. These transients can be reduced if capacitors are used to store energy, which stabilizes the V<sub>CC</sub> bus. The energy stored in the bypass capacitors will be released as low going spikes are generated or energy will be absorbed when overshoots occur. A ceramic bypass capacitor value of  $0.1\mu F$  (as shown in Figure 13) is recommended in order to provide the needed filtering.

In addition to transients that are caused by normal SRAM operation, power cycling can generate negative voltage spikes on  $V_{CC}$  that drive it to values below Vss by as much as one Volt. These negative spikes can cause data corruption in the SRAM while in battery backup mode. To protect from these voltage spikes, it is recommeded to connect a schottky diode from  $V_{CC}$  to  $V_{SS}$  (cathode connected to  $V_{CC}$ , anode to  $V_{SS}$ ). Schottky diode

Figure 13. Supply Voltage Protection



#### **ORDERING INFORMATION SCHEME**




- Note: 1. The SOIC package (SOH44) requires the battery package (SNAPHAT) which is ordered separately under the part number "M4Txx-BR12SH1" in plastic tube or "M4Txx-BR12SH1TR" in Tape & Reel form.
- Caution: Do not place the SNAPHAT battery package "M4Txx-BR12SH1" in conductive foam since will drain the lithium button-cell battery.

For a list of available options (Speed, Package, etc...) or for further information on any aspect of this device, please contact the STMicroelectronics Sales Office nearest to you.



Symb		mm		inches			
Cynio	Тур	Min	Max	Тур	Min	Max	
А			3.05			0.120	
A1		0.05	0.36		0.002	0.014	
A2		2.34	2.69		0.092	0.106	
В		0.36	0.46		0.014	0.018	
С		0.15	0.32		0.006	0.012	
D		17.71	18.49		0.697	0.728	
E		8.23	8.89		0.324	0.350	
е	0.81	-	-	0.032	-	_	
eB		3.20	3.61		0.126	0.142	
Н		11.51	12.70		0.453	0.500	
L		0.41	1.27		0.016	0.050	
α		0°	8°		0°	8°	
Ν		44			44		
СР			0.10			0.004	


### SOH44 - 44 lead Plastic Small Outline, battery SNAPHAT



Drawing is not to scale.

Symb		mm		inches		
cy	Тур	Min	Max	Тур	Min	Мах
А			9.78			0.385
A1		6.73	7.24		0.265	0.285
A2		6.48	6.99		0.255	0.275
A3			0.38			0.015
В		0.46	0.56		0.018	0.022
D		21.21	21.84		0.835	0.860
E		14.22	14.99		0.560	0.590
eA		15.55	15.95		0.612	0.628
eВ		3.20	3.61		0.126	0.142
L		2.03	2.29		0.080	0.090






Drawing is not to scale.

Symb		mm		inches			
Cynib	Тур	Min	Мах	Тур	Min	Мах	
А			10.54			0.415	
A1		8.00	8.51		0.315	0.335	
A2		7.24	8.00		0.285	0.315	
A3			0.38			0.015	
В		0.46	0.56		0.018	0.022	
D		21.21	21.84		0.835	0.860	
E		17.27	18.03		0.680	0.710	
eA		15.55	15.95		0.612	0.628	
eB		3.20	3.61		0.126	0.142	
L		2.03	2.29		0.080	0.090	

### M4T32-BR12 - SNAPHAT Housing for 28 and 44 lead Plastic SOIC



Drawing is not to scale.

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics

© 1998 STMicroelectronics - All Rights Reserved

® TIMEKEEPER and SNAPHAT are registered trademarks of STMicroelectronics

 $^{\mbox{\tiny TM}}$  BYTEWIDE is a trademark of STMicroelectronics

STMicroelectronics GROUP OF COMPANIES Australia - Brazil - China - France - Germany - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands -Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.

24/24