## FEATURES

- Data Readback Capability for System Self Check
- Fast TTL/CMOS Compatible Data Register
- $\pm 1 / 2$ LSB Max Linearity Error Over the Full Operating Temperature Range
- $\pm 1$ LSB Max Gain Error - No User Adjustment Required
- Less Than 0.04 LSB Max Zero Scale Error (10nA)
- Single +5 V to +15 V Supply
- Small 20-Pin 0.3" Wide DIP
- Improved ESD Resistance
- Latch-Up Resistant
- Adds Data Readback Feature to PM-7545 Pinout
- Available in Die Form


## GENERAL DESCRIPTION

The DAC-8012 is a monolithic 12-bit CMOS multiplying DAC with internal data latches and three-state data readback buffers. The latches and readback buffers perform like a "memory" location. Data loads into the latches as a single 12-bit wide word allowing direct connection to 12 -bit and 16 -bit busses.
Four-quadrant multiplying capability and 12-bit linearity simplifies wide-bandwidth, low-distortion, digitally-controlled precision attenuator and filter applications.
The powerful data readback function allows users to perform data path verification between the controlling processor and the DAC-8012. System self check results after writing a data word to the DAC-8012, then reading it back to the processor, verifying no change in data takes place. The readback function simplifies the design of automatic test equipment, industrial automation, robotics, and processor-controlled instrumentation. Reduction of software coding results with processors using direct memory execution instructions. In remote systems, data set-points are held in the DAC register which can be interrogated upon system fault recovery.

ORDERING INFORMATION ${ }^{\text { }}$

| RELATIVE ACCURACY | PACKAGE: 20-PIN |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MAXIMUM GAIN ERROR | MILITARY* TEMPERATURE $-55^{\circ} \mathrm{C}$ to | $\begin{aligned} & \text { EXTENDED } \\ & \text { INDUSTRIAL } \\ & \text { TEMPERATURE } \end{aligned}$ | COMMERCIAL TEMPERATURE $0^{\circ} \mathrm{C}$ to |
|  | $\begin{aligned} & T_{A}=+25^{\circ} \mathrm{C} \\ & \mathrm{~V}_{D D}=+5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & -55^{\circ} \mathrm{C} \text { тo } \\ & +125^{\circ} \mathrm{C} \end{aligned}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $+70^{\circ} \mathrm{C}$ |
| $\pm 1 / 2$ LSB | $\pm 1$ LSB | DAC8012AR | DAC8012ER | DAC8012GP |
| $\pm 1 \mathrm{LSB}$ | $\pm 3$ LSB | DAC8012BR | DAC8012FR | DAC8012HP |
| $\pm 1$ LSB | $\pm 3 \mathrm{LSB}$ | - | DAC8012FP | - |
| $\pm 1$ LSB | $\pm 3$ LSB | - | DAC8012FPC | - |

* For devices processed in total compliance to MIL-STD-883, add/883 after part number. Consult factory for 883 data sheet.
$\dagger$ Burn-in is available on commercial and industrial temperature range parts in CerDIP, plastic DIP, and TO-can packages.
tt For availability and burn-in information on SO and PLCC packages, contact your local sales office.


## PIN CONNECTIONS



## FUNCTIONAL DIAGRAM



REV. A
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise $\mu$ nder any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 617/329-4700 Telex: 924491

Fax: 617/326-8703 Cable: ANALOG NORWOODMASS
ABSOLUTE MAXIMUM RATINGS
$\left(T_{A}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted.)
$V_{D D}$ to DGND....................................... $-.3 \mathrm{~V},+17 \mathrm{~V}$
Digital Input Voltage to DGND ............................ $-0.3 \mathrm{~V}, \mathrm{~V}_{\text {DD }}$
$\mathrm{V}_{\mathrm{RF}}, \mathrm{V}_{\mathrm{REE}}$ to DGND....................................................................................... $\pm 25 \mathrm{~V}$
$\mathrm{V}_{\text {PIN }}$ to DGND ................................................ $-0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}$
Operating Temperature Range
Military (AR, BR) Grades .
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Industrial (ER, FR, FP, FPC) Grades ......... $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Commercial (GP, HP) Grades ....................... $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
Junction Temperature .............................................. $+150^{\circ} \mathrm{C}$
Storage Temperature ................................. $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 60 sec ) ....................... $+300^{\circ} \mathrm{C}$

| PACKAGE TYPE | $\Theta_{\mathrm{jA}}($ Note 1) | $\boldsymbol{\theta}_{\mathrm{j} \mathrm{c}}$ | UNITS |
| :--- | :---: | :---: | :---: |
| 20-Pin Hermetic DIP (R) | 76 | 11 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| 20-Pin Plastic DIP (P) | 69 | 27 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $20-$ Contact PLCC (PC) | 73 | 33 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## NOTE

1. $\theta_{\mid A}$ is specified for worst case mounting conditions, i.e., $\boldsymbol{\theta}_{i A}$ is specified for device in socket for CerDIP and P-DIP packages; $\boldsymbol{\theta}_{\mathrm{jA}}$ is specified for device soldered to printed circuit board for SO package.

## CAUTION:

1. Stresses above those listed under "Absolute Maximum Ratings " may cause permanent damage to the device. This is a stress rating only and functional operation at or above this specification is not implied. Exposure to above maximum rating conditions for extended periods may affect device reliability.
2. Do not apply voltages higher than $V_{D D}$ or less than $G N D$ potential on any terminal except $V_{\text {REF }}$.
3. The digital inputs are zener protected, however, permanent damage may occur on unprotected units from high-energy electrostatic fields. Keep units in conductive foam at all times until ready to use. Use proper antistatic handling procedures.
4. Remove power before inserting or removing units from their sockets.

ELECTRICĀL CHARACTERISTICS at $\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}$ or $+15 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=+10 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ apply for DAC-8012AR/BR, $T_{A}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ apply for DAC-8012ER/FR/FP/FPC, $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ apply for DAC-8012GP/HP, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | DAC-8012A/E/G |  |  | DAC-8012B/F/H |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| STATIC ACCURACY |  |  |  |  |  |  |  |  |  |
| Resolution |  |  | 12 | - | - | 12 | - | - | Bits |
| Relative Accuracy | INL | $\mathrm{T}_{\mathrm{A}}=$ Full Temp. Range | - | - | $\pm 1 / 2$ | - | - | $\pm 1$ | LSB |
| Differential Nonlinearity (Note 1) | DNL | $\mathrm{T}_{\mathrm{A}}=$ Full Temp. Range | - | - | $\pm 1$ | - | - | $\pm 1$ | LSB |
| Gain Error <br> (Notes 2, 3) | $\mathrm{G}_{\text {FSE }}$ | $\begin{aligned} & T_{A}=+25^{\circ} \mathrm{C} \\ & T_{A}=\text { Full Temp. Range } \end{aligned}$ | - | - | $\begin{aligned} & \pm 1 \\ & \pm 2 \end{aligned}$ | - | - | $\begin{aligned} & \pm 3 \\ & \pm 4 \end{aligned}$ | LSB |
| Gain Temperature Coefficient $\Delta$ Gain/ $\Delta$ Temperature (Notes 4, 5) | $\mathrm{TCG}_{\text {FS }}$ |  | - | - | $\pm 5$ | - | - | $\pm 5$ | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| DC Supply Rejection $\Delta G_{\text {ain }} / \Delta V_{D D}$ (Note 4) | PSR | $\begin{aligned} & T_{A}=+25^{\circ} \mathrm{C} \\ & T_{A}=\text { Full Temp. Range }\left(\Delta \mathrm{V}_{\mathrm{DD}}= \pm 5 \%\right) \end{aligned}$ | $-$ | - | $\begin{aligned} & 0.002 \\ & 0.004 \end{aligned}$ | - | - | $\begin{aligned} & 0.002 \\ & 0.004 \end{aligned}$ | \%/\% |
| Output Leakage Current at OUT 1 | $I_{\text {lkg }}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{RD} / \overline{\mathrm{WR}}=\overline{\mathrm{DS}}=0 \mathrm{~V},$ <br> All Digital Inputs $=0 \mathrm{~V}$ | - | - | 10 | - | - | 10 |  |
|  |  | $\mathrm{T}_{\mathrm{A}}=$ Full Temp. Range A/B Versions E/F/G/H Versions | - | $-$ | $\begin{array}{r} 200 \\ 25 \end{array}$ | - | - | $\begin{array}{r} 200 \\ 25 \end{array}$ |  |
| DYNAMIC PERFORMANCE |  |  |  |  |  |  |  |  |  |
| Propagation Delay <br> (Notes 4, 6, \& 7) | $t_{p D}$ | $T_{A}=+25^{\circ} \mathrm{C}$ <br> (OUT 1 Load $=100$ s,,$C_{\text {EXT }}=13 \mathrm{pF}$ ) | - | - | 300 | - | - | 300 | ns |
| Current Settling Time (Notes 4, 7) | $t_{\text {s }}$ | $\mathrm{T}_{\mathrm{A}}=$ Full Temp. Range <br> (To 1/2 LSB) <br> IOUT 1 Load $=100 \Omega$ | - | - | 1 | - | - | 1 | $\mu \mathrm{s}$ |
| Glitch Energy (Note 4) | Q | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{A}}=\text { Full Temp. Range } \\ & \mathrm{V}_{\text {REF }}=\text { AGND } \end{aligned}$ | - | - | $\begin{aligned} & 400 \\ & 500 \end{aligned}$ | - | - | $\begin{aligned} & 400 \\ & 500 \end{aligned}$ | $n \vee s$ |
| AC Feedthrough at I IOUT 1 (Note 4) | FT | $\mathrm{T}_{\mathrm{A}}=$ Full Temp. Range $V_{\mathrm{REF}}= \pm 10 \mathrm{~V}, f=10 \mathrm{kHz}$ | - | - | 5 | - | - | 5 | $m V_{p-p}$ |

## REFERENCE INPUT

| Input Resistance <br> (Pin 19 to GND) | $R_{\text {REF }}$ | $T_{A}=$ Full Temp. Range <br> Input Resistance | 7 | 11 | 15 | 7 | 11 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

ELECTRICAL CHARACTERISTICS at $\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=+10 \mathrm{~V}, \mathrm{~V}_{\text {OUT } 1}=0 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ apply for DAC-8012AR/BR, $T_{A}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ apply for $\mathrm{DAC}-8012 \mathrm{ER} / \mathrm{FR} / \mathrm{FP} / \mathrm{FPC}, \mathrm{T}_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ apply for DAC-8012GP/HP, unless otherwise noted.

|  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- |

## POWER SUPPLY

| Supply Current | $I_{\text {DD }}$ | $\mathrm{T}_{\mathrm{A}}=$ Full Temp. Range <br> (All Digital Inputs $\mathrm{V}_{\text {INL }}$ or $\mathrm{V}_{\text {INH }}$ ) | - | - | 2 | - | - | 2 | mA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $I_{\text {D }}$ | $T_{A}=$ Full Temp. Range <br> (All Digital Inputs OV or $V_{D D}$ ) | - | 10 | 100 | - | 10 | 100 | $\mu \mathrm{A}$ |

ELECTRICAL CHARACTERISTICS at $\mathrm{V}_{\mathrm{DD}}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=+10 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}{ }_{1}}=0 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ apply for DAC-8012AR/BR, $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ apply for DAC-8012ER/FR/FP/FPC, $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ apply for DAC-8012GP/HP, unless otherwise noted.

| PARAMETER |
| :--- | :--- | :--- | :--- | :--- | :--- |


| SWITCHING CHARACT <br> (Note 8) |  | See Timing Diagram |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Write to Data Strobe Setup Time | ${ }^{\text {t }}$ wsu | $\begin{aligned} & T_{A}=+25^{\circ} \mathrm{C} \\ & T_{A}=\text { Full Temp. Range } \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | - | - | 0 0 | - |  | ns |
| Data Strobe to Write Hold Time | $t_{\text {WH }}$ | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{A}}=\text { Full Temp. Range } \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | - | - | 0 | - |  | ns |
| Read to Data Strobe Setup Time | $t_{\text {RSU }}$ | $\begin{aligned} & T_{A}=+25^{\circ} \mathrm{C} \\ & T_{A}=\text { Full Temp. Range } \end{aligned}$ |  | - | - | 0 | - |  | ns |
| Data Strobe to Read Hold Time | ${ }^{\text {t }} \mathrm{HH}$ | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{A}}=\text { Full Temp. Range } \end{aligned}$ |  | - | - | 0 | - |  | ns |
| Write Mode Data Strobe Width | $t_{\text {WRS }}$ | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{A}}=\text { Full Temp. Range } \end{aligned}$ | $\begin{aligned} & 100 \\ & 120 \end{aligned}$ | - | - |  | - |  | ns |
| Read Mode Data Strobe Width | $t_{\text {RDS }}$ | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{A}}=\text { Full Temp. Range } \end{aligned}$ | $\begin{aligned} & 110 \\ & 150 \end{aligned}$ | - | - |  | - |  | ns |
| Data Setup Time | ${ }^{\text {t DSU }}$ | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{A}}=\text { Full Temp. Range } \end{aligned}$ | $\begin{array}{r} 90 \\ 120 \end{array}$ | - | - |  | - |  | ns |
| Data Hold Time | ${ }^{\text {t }}$ D | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{A}}=\text { Full Temp. Range } \end{aligned}$ | 0 | - | - | 0 | - | - | ns |
| Data Strobe to Output Valid Time (Note 9) | ${ }^{\text {coo }}$ | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{A}}=\text { Full Temp. Range } \end{aligned}$ | - | - |  | - | - | $\begin{aligned} & 180 \\ & 220 \end{aligned}$ | ns |
| Output Active Time for Deselection (Note 9) | $\mathrm{t}_{\text {OTD }}$ | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{A}}=\text { Full Temp. Range } \end{aligned}$ | - | - | 180 250 | - | - |  | ns |


| Supply Current | ${ }^{\text {D }}$ D | $\mathrm{T}_{\mathrm{A}}=$ Full Temp. Range <br> (All Digital Inputs $\mathrm{V}_{\mathrm{INL}^{\prime}}$ or $\mathrm{V}_{\text {INH }}$ ) | - | - | 2 | - | - | 2 | mA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $I_{\text {DD }}$ | $\mathrm{T}_{\mathrm{A}}=$ Full Temp. Range <br> (All Digital Inputs OV or $V_{D D}$ ) | - | 10 | 100 | - | 10 | 100 | $\mu \mathrm{A}$ |

## NOTES:

[^0]
## DICE CHARACTERISTICS



| 1. OUT 1 | 11. DB4 |
| :--- | :--- |
| 2. AGND | 12. DB3 |
| 3. DGND | 13. DB2 |
| 4. DB11 (MSB) | 14. DB1 |
| 5. DB10 | 15. DBO (LSB) |
| 6. DB9 | 16. $\overline{\text { DS }}$ |
| 7. DB8 | 17. RD/WR |
| 8. DB7 | 18. $\mathrm{V}_{\mathrm{DD}}$ |
| 9. DB6 | 19. $\mathrm{V}_{\text {REF }}$ |
| 10. DB5 | 20.RB |

DIE SIZE $0.121 \times 0.112$ inch, 13,552 sq. mils ( $\mathbf{3 . 0 7} \times \mathbf{2 . 8 5} \mathbf{~ m m}, 8.75 \mathrm{sq} . \mathrm{mm}$ )

WAFER TEST LIMITS at $\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}$ or $+15 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=+10 \mathrm{~V}, \mathrm{~V}_{\text {OUT } 1}=0 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | DAC-8012G <br> LIMIT | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| Relative Accuracy | INL | Endpoint Linearity Error | $\pm 1 / 2$ | LSb MAX |
| Differential Nonlinearity | DNL |  | $\pm 1$ | LSB MAX |
| Gain Error | $\mathrm{G}_{\text {FSE }}$ | DAC Latches Loaded with 111111111111 | $\pm 3$ | LSB MAX |
| Output Leakage | ${ }_{\text {LKg }}$ | DAC Latches Loaded with 000000000000 Pad 1 | $\pm 10$ | nA MAX |
| Input Resistance | $\mathrm{R}_{\text {REF }}$ | Pad 19 | 6/15 | k』MIN/ kI MAX |
| Output High Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $V_{D D}=5 \mathrm{~V}, 1_{0}=400 \mu \mathrm{~A}$ | 4.0 | $\checkmark \mathrm{MIN}$ |
| Output Low Voltage | $\mathrm{v}_{\mathrm{OL}}$ | $V_{D D}=5 \mathrm{~V}, 1_{0}=-1.6 \mathrm{~mA}$ | 0.4 | V MAX |
| Digital Input High | $V_{\text {INH }}$ | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=15 \mathrm{~V} \end{aligned}$ | $\begin{array}{r} 2.4 \\ 13.5 \end{array}$ | $\checkmark$ MIN |
| Digital Input Low | $V_{\text {INL }}$ | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=15 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 0.8 \\ & 1.5 \end{aligned}$ | V MAX |
| Input Current | ${ }_{1}{ }_{\text {N }}$ | $V_{\text {IN }}=0 V$ or $V_{D D}$ | $\pm 1$ | $\mu \mathrm{A}$ MAX |
| Supply Current | I DD | All Digital Inputs $\mathrm{V}_{\text {INL }}$ or $\mathrm{V}_{\text {INH }}$ <br> All Digital Inputs OV or $V_{D D}$ | $\begin{array}{r} 2 \\ 0.1 \end{array}$ | mA MAX |
| DC Supply Rejection ( $\Delta$ Gain/ $\Delta V_{D D}$ ) | PSRR | $V_{D D}= \pm 5 \%$ | 0.004 | \%/\% MAX |

## NOTE:

Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualification through sample lot assembly and testing.

TYPICALELECTRICALCHARACTERISTICS at $\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}$ or $+15 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=+10 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT} 1}=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | DAC-8012G <br> TYPICAL | UNITS |
| :--- | :--- | :--- | ---: | :--- |
| Digital Input Capacitance | $C_{\text {IN }}$ |  | 12 | pF |
| Output Capacitance | $C_{\text {OUT } 1}$ | DAC Latches Loaded with 000000000000 | 70 | pF |
|  | $C_{\text {OUT } 1}$ | DAC Latches Loaded with 111111111111 | 150 | pF |
| Propagation Delay | $\mathrm{t}_{\mathrm{pD}}$ | $V_{D D}=15 \mathrm{~V}$ <br> $V_{D D}=5 \mathrm{~V}$ | 300 | ns |

## LOAD CIRCUITS FOR SWITCHING TESTS



## PARAMETER DEFINITIONS

## RELATIVE ACCURACY

Sometimes referred to as endpoint nonlinearity, and is a measure of the maximum deviation from a straight line passing through the endpoints of the DAC transfer function. Relative Accuracy is measured after the zero and full-scale points have been adjusted, and is normally expressed in LSB or as a percentage of full scale.

## DIFFERENTIAL NONLINEARITY

This is the difference between the measured change and the ideal change between any two adjacent codes. A differential nonlinearity of $\pm 1$ LSB maximum over the full operating temperature range will ensure that a device is monotonic (the output will not decrease for an increase in digital code applied).

## GAIN ERROR

Gain or full scale error is the amount of output error between the ideal output and the actual output. The ideal output is $\mathrm{V}_{\text {REF }}$ minus 1 LSB . The gain error is adjustable to zero using external resistance.

## OUTPUT CAPACITANCE

The capacitance from OUT1 to AGND.

## PROPAGATION DELAY

This is measured from the digital input change to the analog output current reaching $90 \%$ of its final value.

## FEEDTHROUGH GLITCH ENERGY

This is a measure of the amount of charge injected to the analog output from the digital inputs, when the digital inputs change states. It is the area of the glitch and is specified in $n V s e c$; it is measured with $V_{\text {REF }}=A G N D$.

## LOGIC INFORMATION

## D/A CONVERTER SECTION

Figure 1 shows a simplified circuit of the D/A Converter section of the DAC-8012, and Figure 2 gives an approximate equivalent switch circuit. R is typically $11 \mathrm{k} \Omega$.

The binary-weighted currents are switched between OUT 1 and AGND by N -channel switches, thus maintaining a constant current in each ladder leg independent of the switch state.

The capacitance at the OUT 1 terminal, COUT 1 , is code dependent and varies from 70pF (all switches to AGND) to 150pF (all switches to OUT 1). One of the current switches is shown in Figure 2.
The input resistance at $V_{\text {REF }}$ (Figure 1) is always equal to $R_{\text {LDR }}$ ( $R_{L D R}$ is the $R / 2 R$ ladder characteristics resistance and is equal to value " $R$ "). Since the input resistance at the $V_{\text {REF }}$ pin is constant, the reference terminal can be driven by a reference voltage or a reference current, ac or dc, of positive or negative polarity. (If a current source is used, a low-temperaturecoefficient external $R_{F B}$ is recommended to define scale factor.)
The internal feedback resistor ( $\mathrm{R}_{\mathrm{FB}}$ ) has a normally closed switch in series as shown in Figure 1. This switch improves performance over temperature and power supply rejection; however, when the circuit is not powered up the switch assumes an open state.

## BURN-IN CIRCUIT



## DAC-8012

TIMING DIAGRAM


NOTES:
$V_{D D}=+5 \mathrm{~V} ; \mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{F}}=20 \mathrm{~ns}$
$v_{D D}=+15 \mathrm{~V} ; \mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=40 \mathrm{~ns}$
ALL INPUT SIGNAL RISE AND
FALL TIMES MEASURED FROM
$10 \%$ TO $90 \%$ OF VD
TIMING MEASUREMENT REFERENCE LEVEL
IS $\frac{\mathrm{V}_{\mathrm{IH}}+\mathrm{V}_{\mathrm{IL}}}{2}$

FIGURE 1: Simplified D/A Circuit of DAC-8012


FIGURE 2: N-Channel Current Steering Switch


## DIGITAL SECTION

Figure 3 shows the digital I/O structure for one bit. When the data strobe ( $\overline{\mathrm{DS}}$ ) and the RD/ $\overline{\mathrm{WR}}$ lines are held low, data at the digital input is fed through the input buffers and the data latches which control the DAC current output switches are transparent. Data is latched when either $\overline{D S}$ or RD/ $\overline{W R}$ go high. When the data strobe $\overline{\mathrm{DS}}$ is held low and the RD/ $\overline{\mathrm{WR}}$ line is held high, the three-state buffer becomes active and the data from the latches is

FIGURE 3: Digital Input/Output Structure

fed through the three-state buffers to the digital input/output lines. This is known as the Read Cycle, or data readback.
The input buffers are simple CMOS inverters designed such that when the DAC-8012 is operated with $V_{D D}=+5 \mathrm{~V}$, the buffers convert TTL input levels ( 2.4 V and 0.8 V ) into CMOS logic levels. When the digital input is in the region of 1.0 V to 3.0 V , the input buffers operate in their linear region and draw current from the power supply. To minimize power supply currents, it is recommended that the digital input voltages be as close to the supply rails ( $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{D}_{\mathrm{GND}}$ ) as is practically possible. The DAC-8012 may be operated with any supply voltage in the range $5 \mathrm{~V} \leq \mathrm{V}_{D D} \leq 15 \mathrm{~V}$. With $\mathrm{V}_{D D}=+15 \mathrm{~V}$, the input logic levels are CMOS compatible only, i.e., 1.5 V and 13.5 V .
The three-state output buffers, in the active mode, provide TTLcompatible digital outputs with a fan-out of one TTL load when the DAC-8012 is operated with +5 V power supply. When powered from +15 V , the output buffers provide output logic levels of 1.5 V and 13.5 V . Three-state output leakage is typically 10nA.

FIGURE 4: Unipolar Binary Operation


## BASIC APPLICATIONS

Figures 4 and 5 show simple unipolar and bipolar circuits using the DAC-8012. Resistor R1 is used to trim for full scale. The following versions: DAC-8012AR, DAC-8012ER, DAC-8012GP, have a guaranteed maximum gain error of $\pm 1 \mathrm{LSB}$ at $+25^{\circ} \mathrm{C}$ and $V_{D D}=+5 \mathrm{~V}$, and in many applications the gain trim resistors are not required. Capacitor C 1 provides phase compensation and helps prevent overshoot and ringing when using high speed op amps. The circuits of Figures 4 and 5 have constant input impedance at the $\mathrm{V}_{\text {REF }}$ terminal.
The circuit of Figure 4 can either be used as a fixed reference D/A converter so that it provides an analog output voltage in the range 0 to $-\mathrm{V}_{\mathrm{IN}}$ (the inversion is introduced by the op amp); or $\mathrm{V}_{\mathrm{IN}}$ can be an ac signal in which case the circuit behaves as an attenuator (2-Quadrant Multiplier). $\mathrm{V}_{\text {IN }}$ can be any voltage in the range $-20 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq+20 \mathrm{~V}$ (provided the op amp can handle such voltages) since $V_{\text {REF }}$ is permitted to exceed $V_{D D}$. Table II shows the code relationship for the circuit of Figure 4.
Figure 5 and Table III illustrate the recommended circuit and code relationship for bipolar operation. The D/A function itself uses offset binary code, and inverter $U_{1}$ on the MSB line, converts 2's-complement input code to offset binary code. The inverter $U_{1}$ may be omitted if the inversion is done in software, using an exclusive OR instruction.
R3, R4 and R5 must match within $0.01 \%$ and should be the same type of resistors (preferably wire-wound or metal foil), so that their temperature coefficients match. Mismatch of R3 value to R4 causes both offset and full scale error. Mismatch of R5 to R4 and R3 causes full scale error.

TABLE I: Recommended Trim Resistor Value vs. Grades

| TRIM <br> RESISTOR | HP/FR/BR | GP/ER/AR |
| :---: | :---: | :---: |
| R1 | $100 \Omega$ | $20 \Omega$ |
| R2 | $33 \Omega$ | $6.8 \Omega$ |

TABLE II: Unipolar Binary Code Table for Circuit of Figure 4

| BINARY NUMBER IN DAC REGISTER |  |  | ANALOG OUTPUT |
| :---: | :---: | :---: | :---: |
| 1111 | 1111 | 1111 | $-\mathrm{V}_{\mathrm{IN}} \cdot\left(\frac{4095}{4096}\right)$ |
| 1000 | 0000 | 0000 | $-\mathrm{V}_{\text {IN }} \cdot\left(\frac{2048}{4096}\right)=-1 / 2 \mathrm{~V}_{\text {IN }}$ |
| 0000 | 0000 | 0001 | $-\mathrm{V}_{\mathrm{IN}} \cdot\left(\frac{1}{4096}\right)$ |
| 0000 | 0000 | 0000 | 0 Volts |

TABLE III: 2's Complement Code Table for Circuit of Figure 5

|  | DATA INPUT | ANALOG OUTPUT |
| :---: | :---: | :---: |
| 0111 | 1111 | 1111 |
| 0000 | 0000 | 0001 |
| 0000 | 0000 | 0000 |
| 1111 | 1111 | 1111 |

FIGURE 5: Bipolar Operation (2's Complement Code)


## DAC-8012

## APPLICATIONS HINTS

Output Offset: CMOS D/A converters exhibit a code-dependent output resistance that causes a code-dependent error voltage at the output of the amplifier. The maximum amplitude of this offset, which adds to the D/A converter nonlinearity, is $0.67 \mathrm{~V}_{\mathrm{OS}}$ where $V_{O S}$ is the amplifier input-offset voltage. To maintain monotonic operation, it is recommended that $\mathrm{V}_{O S}$ be no greater than $10 \%$ of 1 LSB over the temperature range of operation.

General Ground Management: AC or transient voltages between AGND and DGND can cause noise injection into the analog output. The simplest method of ensuring that voltages at AGND and DGND are equal is to tie AGND and DGND together at the DAC-8012. It is recommended that two diodes (1N914 or equivalent) be connected in inverse parallel between AGND and DGND pins in complex systems where AGND and DGND tie on the backplane.

Digital Glitches: When RD/ $\overline{W R}$ and $\overline{D S}$ are both low, the latches are transparent and the D/A converter inputs follow the data inputs. Some bus systems do not always have data valid for the whole period during which RD/ $\overline{\mathrm{WR}}$ is low. This will allow invalid data to briefly appear at the DAC inputs during the write cycle. This can cause unwanted glitches at the DAC output. Retiming the write pulse RD/WR, so that it only occurs when data is valid, will eliminate the problem.

INTERFACING THE DAC-8012 TO MICROPROCESSORS
Figure 6 shows the interface configuration for the $68000^{\circ} 16$-bit microprocessor. No external logic is required to write data into the DAC or to readback data from the DAC-8012 latches. Analog circuitry has been removed for clarity.

FIGURE 6: 68000 16-Bit Microprocessor to DAC-8012 Interface


FIGURE 7: 8-Bit Processor to DAC-8012 Interface



[^0]:    1. 12-bit monotonic over full temperature range.
    2. From digital input change to $90 \%$ of final analog output
    3. Includes the effects of 5 ppm max. gain T.C.
    4. All digital inputs $=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}$; or $\mathrm{V}_{\mathrm{DD}}$ to 0 V .

    Using internal $R_{\text {FB }}$. DAC register loaded with 11111111 1111. Gain error is
    8. Sample tested at $+25^{\circ} \mathrm{C}$ to ensure compliance adjustable using the circuits of Figures 4 and 5 .
    9. See load circuits for switching tests.
    4. GUARANTEED but NOT TESTED.
    5. Typical value is $2 p p m /{ }^{\circ} \mathrm{C}$ for $\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}$.

