## FEATURES

Fast Conversion Time: 5 us
On-Chip Track/Hold
Low Total Unadjusted Error: 1 LSB
Full Power Signal Bandwidth: $\mathbf{5 0}$ kHz
Single +5 V Supply
100 ns Data Access Time
Low Power ( 15 mW typ)

## Low Cost

## Standard 18-Pin DIPs or 20-Terminal <br> Surface Mount Packages

## GENERAL DESCRIPTION

The AD 7575 is a high speed 8-bit ADC with a built-in track/ hold function. The successive approximation conversion technique is used to achieve a fast conversion time of $5 \mu \mathrm{~s}$, while the built-in track/hold allows full-scale signals up to $50 \mathrm{kHz}(386 \mathrm{mV} / \mathrm{us}$ slew rate) to be digitized. The AD 7575 requires only a single +5 V supply and a low cost, 1.23 V bandgap reference in order to convert an input signal range of 0 to $2 \mathrm{~V}_{\text {REF }}$.
The AD 7575 is designed for easy interfacing to all popular 8-bit microprocessors using standard microprocessor control signals ( $\overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}}$ ) to control starting of the conversion and reading of the data. The interface logic allows the AD 7575 to be easily configured as a memory mapped device and the part can be interfaced as SLOW-M EM ORY or ROM. All data outputs of the AD 7575 are latched and three-state buffered to allow direct connection to a microprocessor data bus or I/O port.
The AD 7575 is fabricated in an advanced, all ion-implanted high speed Linear Compatible CM OS (LC²M OS) process and is available in a small, $0.3^{\prime \prime}$ wide, 18 -pin DIP or in 20-terminal surface mount packages.

FUNCTIONAL BLOCK DIAGRAM


## PRODUCT HIGHLIGHTS

1. Fast Conversion Time/L ow Power

The fast, $5 \mu$ s conversion time of the AD 7575 makes it suitable for digitizing wideband signals at audio and ultrasonic frequencies, while retaining the advantage of low CMOS power consumption.
2. On-Chip Track/H old The on-chip track/hold function is completely self-contained and requires no external hold capacitor. Signals with slew rates up to $386 \mathrm{mV} / \mu \mathrm{s}$ (e.g., 2.46 V peak-to-peak 50 kHz sine waves) can be digitized with full accuracy.
3. L ow T otal U nadjusted Error The zero, full-scale and linearity errors of the AD 7575 are so low that the total unadjusted error at any point on the transfer function is less than 1 LSB and offset and gain adjustments are not required.
4. Single Supply Operation

O peration from a single +5 V supply with a low cost +1.23 V bandgap reference allows the AD 7575 to be used in 5 V microprocessor systems without any additional power supplies.
5. F ast Digital Interface

F ast interface timing allows the AD 7575 to interface easily to the fast versions of most popular microprocessors such as the $\mathrm{Z} 80 \mathrm{H}, 8085 \mathrm{~A}-2,6502 \mathrm{~B}, 68 \mathrm{~B} 09$ and the DSP processor, the TM S32010.

REV. A

[^0]One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 617/329-4700

Fax: 617/326-8703

## AD7575-SPEC|F|CATAONS ${ }^{\left(V_{D D}=+5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=+1.23 \mathrm{~V}, A G N D\right.}=\mathrm{DGND}=0 \mathrm{~V} ; \mathrm{f}_{\mathrm{CLK}}=4 \mathrm{MHz}$ external; all specifications $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ unless otherwise noted)

| Parameter | J, A Versions ${ }^{1}$ | K, B Versions | S Version | T Version | Units | Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ACCURACY <br> Resolution <br> T otal U nadjusted Error <br> Relative Accuracy <br> M inimum Resolution for Which No M issing Codes is Guaranteed <br> Full-Scale Error $+25^{\circ} \mathrm{C}$ <br> $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ <br> Offset Error ${ }^{2}$ $\begin{aligned} & +25^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\text {MIN }} \text { to } \mathrm{T}_{\text {MAX }} \end{aligned}$ | 8 <br> $\pm 2$ <br> $\pm 1$ <br> 8 <br> $\pm 1$ <br> $\pm 1$ $\begin{aligned} & \pm 1 / 2 \\ & \pm 1 / 2 \end{aligned}$ | $\begin{aligned} & 8 \\ & \pm 1 \\ & \pm 1 / 2 \\ & 8 \\ & \pm 1 \\ & \pm 1 \\ & \pm 1 \\ & \pm 1 / 2 \\ & \pm 1 / 2 \end{aligned}$ | $\begin{aligned} & 8 \\ & \pm 2 \\ & \pm 1 \\ & 8 \\ & \\ & \pm 1 \\ & \pm 1 \\ & \pm 1 / 2 \\ & \pm 1 / 2 \end{aligned}$ | $\begin{aligned} & 8 \\ & \pm 1 \\ & \pm 1 / 2 \\ & 8 \\ & \\ & \pm 1 \\ & \pm 1 \\ & \pm 1 / 2 \\ & \pm 1 / 2 \end{aligned}$ | Bits LSB max LSB max <br> Bits max <br> LSB max LSB max LSB max LSB max | Full-Scale TC Is Typically $5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br> Offset TC Is Typically $5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| ANALOG INPUT Voltage Range DC Input Impedance Slew Rate, Tracking SNR ${ }^{3}$ | $\begin{aligned} & 0 \text { to } 2 \mathrm{~V}_{\text {REF }} \\ & 10 \\ & 0.386 \\ & 45 \end{aligned}$ | $\begin{aligned} & 0 \text { to } 2 \mathrm{~V}_{\text {REF }} \\ & 10 \\ & 0.386 \\ & 45 \end{aligned}$ | $\begin{aligned} & 0 \text { to } 2 \mathrm{~V}_{\text {REF }} \\ & 10 \\ & 0.386 \\ & 45 \end{aligned}$ | $\begin{aligned} & 0 \text { to } 2 \mathrm{~V}_{\text {REF }} \\ & 10 \\ & 0.386 \\ & 45 \end{aligned}$ | Volts $\mathrm{M} \Omega$ min V/us max dB min | $1 \mathrm{LSB}=2 \mathrm{~V}_{\text {REF }} / 256$; See Figure 16 <br> $\mathrm{V}_{\mathrm{IN}}=2.46 \mathrm{~V} p-\mathrm{p} @ 10 \mathrm{kHz}$; See Figure 11 |
| REFERENCE INPUT <br> $V_{\text {Ref }}$ (F or Specified Performance) $I_{\text {REF }}$ | $\begin{aligned} & 1.23 \\ & 500 \end{aligned}$ | $\begin{array}{\|l\|l} 1.23 \\ 500 \end{array}$ | $\begin{aligned} & 1.23 \\ & 500 \end{aligned}$ | $\begin{aligned} & 1.23 \\ & 500 \end{aligned}$ | Volts $\mu \mathrm{A}$ max | $\pm 5 \%$ |
| LOGIC INPUTS <br> $\overline{\mathrm{CS}}, \overline{\mathrm{RD}}$ <br> $\mathrm{V}_{\text {INL }}$, Input Low Voltage <br> $\mathrm{V}_{\text {INH }}$, Input High Voltage <br> $I_{\text {IN }}$, Input Current <br> $+25^{\circ} \mathrm{C}$ <br> $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ <br> $\mathrm{C}_{\text {IN }}$, Input C apacitance ${ }^{3}$ | $\begin{aligned} & 0.8 \\ & 2.4 \\ & \pm 1 \\ & \pm 10 \\ & 10 \end{aligned}$ | $\begin{aligned} & 0.8 \\ & 2.4 \\ & \\ & \pm 1 \\ & \pm 10 \\ & 10 \end{aligned}$ | $\begin{aligned} & 0.8 \\ & 2.4 \\ & \pm 1 \\ & \pm 10 \\ & 10 \end{aligned}$ | $\begin{aligned} & 0.8 \\ & 2.4 \\ & \pm 1 \\ & \pm 10 \\ & 10 \end{aligned}$ | V max <br> $V$ min <br> $\mu \mathrm{A}$ max $\mu \mathrm{A}$ max pF max | $\begin{aligned} & V_{I N}=0 \text { or } V_{D D} \\ & V_{I N}=0 \text { or } V_{D D} \end{aligned}$ |
| CLK <br> $\mathrm{V}_{\text {INL }}$, Input Low Voltage $V_{\text {INH }}$, Input High Voltage $I_{\text {INL, }}$ Input Low Current $\mathrm{I}_{\mathrm{INH}}$, Input High Current | $\begin{aligned} & 0.8 \\ & 2.4 \\ & 700 \\ & 700 \end{aligned}$ | $\begin{aligned} & 0.8 \\ & 2.4 \\ & 700 \\ & 700 \end{aligned}$ | $\begin{aligned} & 0.8 \\ & 2.4 \\ & 800 \\ & 800 \end{aligned}$ | $\begin{aligned} & 0.8 \\ & 2.4 \\ & 800 \\ & 800 \end{aligned}$ | $V$ max <br> $V$ min <br> $\mu \mathrm{A}$ max <br> $\mu \mathrm{A}$ max | $\begin{aligned} & V_{I N L}=0 V \\ & V_{I N H}=V_{D D} \end{aligned}$ |
| LOGIC OUTPUTS <br> BUSY, DB0 to DB7 <br> $V_{\text {OL }}$, Output Low Voltage <br> $\mathrm{V}_{\text {OH }}$, Output High Voltage <br> DB0 to DB7 <br> F loating State Leakage C urrent <br> Floating State Output C apacitance ${ }^{3}$ | $\begin{aligned} & 0.4 \\ & 4.0 \\ & \pm 1 \\ & 10 \end{aligned}$ | $\begin{aligned} & 0.4 \\ & 4.0 \\ & \pm 1 \\ & 10 \end{aligned}$ | $\begin{aligned} & 0.4 \\ & 4.0 \\ & \pm 10 \\ & 10 \end{aligned}$ | $\begin{aligned} & 0.4 \\ & 4.0 \\ & \pm 10 \\ & 10 \end{aligned}$ | $V$ max <br> $\checkmark$ min <br> $\mu \mathrm{A}$ max pF max | $\begin{aligned} & I_{\text {SINK }}=1.6 \mathrm{~mA} \\ & \mathrm{I}_{\text {SOURCE }}=40 \mu \mathrm{~A} \\ & \mathrm{~V}_{\text {OUT }}=0 \text { to } \mathrm{V}_{\text {DD }} \end{aligned}$ |
| CONVERSION TIME ${ }^{4}$ <br> With External Clock <br> With Internal Clock, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | $\begin{aligned} & 5 \\ & 5 \\ & 15 \end{aligned}$ | $\begin{aligned} & 5 \\ & 5 \\ & 15 \end{aligned}$ | $\begin{aligned} & 5 \\ & 5 \\ & 15 \end{aligned}$ | $\begin{aligned} & 5 \\ & 5 \\ & 15 \end{aligned}$ | $\mu \mathrm{S}$ <br> $\mu \mathrm{s}$ min $\mu \mathrm{s}$ max | $\mathrm{f}_{\mathrm{CLK}}=4 \mathrm{MHz}$ <br> Using Recommended Clock Components Shown in Figure 15 |
| POWER REQUIREMENTS ${ }^{5}$ $V_{D D}$ $I_{D D}$ <br> Power Dissipation Power Supply Rejection | $\begin{aligned} & +5 \\ & 6 \\ & 15 \\ & \pm 1 / 4 \end{aligned}$ | $\begin{array}{\|l} +5 \\ 6 \\ 15 \\ \pm 1 / 4 \end{array}$ | $\begin{aligned} & +5 \\ & 7 \\ & 15 \\ & \pm 1 / 4 \end{aligned}$ | $\begin{aligned} & +5 \\ & 7 \\ & 15 \\ & \pm 1 / 4 \end{aligned}$ | Volts mA max mW typ LSB max | $\pm 5 \%$ for Specified Performance <br> Typically 3 mA with $\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}$ $4.75 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.25 \mathrm{~V}$ |

## NOTES

${ }^{1} \mathrm{~T}$ emperature ranges are as follows:
J, K Versions; $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
A, B Versions; $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
S, T Versions; $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
${ }^{2}$ Offset error is measured with respect to an ideal first code transition which occurs at 1/2 LSB.
${ }^{3}$ Sample tested at $+25^{\circ} \mathrm{C}$ to ensure compliance.
${ }^{4}$ Accuracy may degrade at conversion times other than those specified.
${ }^{5}$ Power supply current is measured when AD 7575 is inactive i.e., when $\overline{\mathrm{CS}}=\overline{\mathrm{RD}}=\overline{\mathrm{BUSY}}=\operatorname{logic~HIGH}$.
Specifications subject to change without notice.

## T|M|NG SPECIF|CAT|ONS ${ }^{1}\left(V_{D D}=+5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=+1.23 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0 \mathrm{~V}\right)$

| Parameter | Limit at $+25^{\circ} \mathrm{C}$ (All Versions) | Limit at $\mathrm{T}_{\text {MIN }}, \mathrm{T}_{\text {MAX }}$ (J, K, A, B Versions) | Limit at $\mathrm{T}_{\text {MIN }}, \mathrm{T}_{\text {MAX }}$ (S, T Versions) | Units | Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{1}$ | 0 | 0 | 0 | ns min | $\overline{\mathrm{CS}}$ to $\overline{\mathrm{RD}}$ Setup T ime |
| $\mathrm{t}_{2}$ | 100 | 100 | 120 | ns max | $\overline{\mathrm{RD}}$ to $\overline{\mathrm{BUSY}}$ Propagation D elay |
| $\mathrm{t}_{3}{ }^{2}$ | 100 | 100 | 120 | ns max | Data Access T ime after $\overline{\mathrm{RD}}$ |
| $\mathrm{t}_{4}$ | 100 | 100 | 120 | $n s$ min | $\overline{\mathrm{RD}}$ Pulse Width |
| $\mathrm{t}_{5}$ | 0 | 0 | 0 | $n \mathrm{n}$ min | $\overline{\mathrm{CS}}$ to $\overline{\mathrm{RD}} \mathrm{H}$ old T ime |
| $\mathrm{t}_{6}{ }^{2}$ | 80 | 80 | 100 | ns max | D ata Access T ime after $\overline{\text { BUSY }}$ |
| $\mathrm{t}_{7}{ }^{3}$ | 10 | 10 | 10 | $n \mathrm{nmin}$ | D ata Hold T ime |
|  | 80 | 80 | 100 | ns max |  |
| $\mathrm{t}_{8}$ | 0 | 0 | 0 | $n s$ min | $\overline{\text { BUSY }}$ to $\overline{\mathrm{CS}}$ D elay |

NOTES
${ }^{1}$ T iming specifications are sample tested at $+25^{\circ} \mathrm{C}$ to ensure compliance. All input control signals are specified with $\mathrm{tr}=\mathrm{tf}=20 \mathrm{~ns}$ ( $10 \%$ to $90 \%$ of +5 V ) and timed from a voltage level of 1.6 V .
${ }^{2} t_{3}$ and $\mathrm{t}_{6}$ are measured with the load circuits of F igure 1 and defined as the time required for an output to cross 0.8 V or 2.4 V .
${ }^{3} \mathrm{t}_{7}$ is defined as the time required for the data lines to change 0.5 V when loaded with the circuits of Figure 2.
Specifications subject to change without notice.

## Test Circuits


a. High-Z to $V_{O H}$

b High-Z to $V_{O L}$

Figure 1. Load Circuits for Data Access Time Test

## ABSOLUTE MAXIMUM RATINGS*

| $V_{\text {DD }}$ to AGND | -0.3 V, +7 V |
| :---: | :---: |
| $V_{\text {DD }}$ to DGND | -0.3V, +7 V |
| AGND to DGND | -0.3 V, V VD |
| Digital Input Voltage to DGND | -0.3 V, $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| D igital O utput Voltage to DGND | -0.3 V, V $\mathrm{VDD}+0.3 \mathrm{~V}$ |
| CLK Input Voltage to DGND | -0.3V, $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| $V_{\text {REF }}$ to AGND | -0.3 V, V $\mathrm{V}_{\text {D }}$ |
| AIN to AGND | -0.3 V, V $\mathrm{VD}^{\text {d }}$ |
| Operating T emperature R ange |  |
| Commercial (J, K Versions) | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Industrial (A, B Versions) | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Extended (S, T Versions) | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |


a. $V_{O H}$ to High-Z

b. $V_{O L}$ to High-Z

Figure 2. Load Circuits for Data Hold Time Test

Storage Temperature Range . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Lead Temperature (Soldering, 10 sec ) . . . . . . . . . . . . $+300^{\circ} \mathrm{C}$ Power Dissipation (Any Package) to $+75^{\circ} \mathrm{C} \ldots . . . . .450 \mathrm{~mW}$ Derates above $+75^{\circ} \mathrm{C}$ by ......................... $6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
*Stresses above those listed under "Absolute M aximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD 7575 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

PIN CONFIGURATIONS



NC = NO CONNECT


ORDERING GUIDE

| Model | Temperature <br> Range | Relative <br> Accuracy <br> (LSB) | Package <br> Options |
| :--- | :--- | :--- | :--- |
| AD 7575JN | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\pm 1 \max$ | $\mathrm{~N}-18$ |
| AD 7575K N | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\pm 1 / 2 \max$ | $\mathrm{~N}-18$ |
| AD 7575JP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\pm 1 \max$ | $\mathrm{P}-20 \mathrm{~A}$ |
| AD 7575K P | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\pm 1 / 2 \max$ | $\mathrm{P}-20 \mathrm{~A}$ |
| AD 7575AQ | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 1 \max$ | $\mathrm{Q}-18$ |
| AD 7575BQ | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 1 / 2 \max$ | $\mathrm{Q}-18$ |
| AD 7575SQ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\pm 1 \max$ | $\mathrm{Q}-18$ |
| AD 7575T Q | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\pm 1 / 2 \max$ | $\mathrm{Q}-18$ |
| AD 7575SE | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\pm 1 \max$ | $\mathrm{E}-20 \mathrm{~A}$ |
| AD 7575T E | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\pm 1 / 2 \max$ | $\mathrm{E}-20 \mathrm{~A}$ |

## NOTES

${ }^{1}$ T o order M IL-ST D-883, C lass B process parts, add /883B to part number. C ontact local sales office for military data sheet. F or U.S. Standard M ilitary Drawing (SM D), see DESC drawing \#5962-87762.
${ }^{2} E=$ Leadless C eramic Chip Carrier; $N=$ Plastic DIP; $P=$ Plastic Leaded Chip C arrier; Q = Cerdip.

## TERMINOLOGY

 LEAST SIGNIFICANT BIT (LSB)An ADC with 8 -bits resolution can resolve 1 part in $2^{8}$ (i.e., 256) of full scale. F or the AD 7575 with +2.46 V full-scale one LSB is 9.61 mV .

## TOTAL UNADJUSTED ERROR

This is a comprehensive specification which includes full-scale error, relative accuracy and offset error.

## RELATIVE ACCURACY

Relative Accuracy is the deviation of the ADC's actual code transition points from a straight line drawn between the devices measured first LSB transition point and the measured full-scale transition point.

## SNR

Signal-to-N oise Ratio (SNR) is the ratio of the desired signal to the noise produced in the sampled and digitized analog signal. SNR is dependent on the number of quantization levels used in the digitization process; the more levels, the smaller the quantization noise. The theoretical SNR for a sine wave input is given by

$$
S N R=(6.02 N+1.76) d B
$$

where $N$ is the number of bits in the ADC.

## FULL-SCALE ERROR (GAIN ERROR)

The gain of a unipolar ADC is defined as the difference between the analog input levels required to produce the first and the last digital output code transitions. G ain error is a measure of the deviation of the actual span from the ideal span of FS - 2 LSBs.

## ANALOG INPUT RANGE

With $\mathrm{V}_{\mathrm{REF}}=+1.23 \mathrm{~V}$ the maximum analog input voltage range is 0 V to +2.46 V . The output data in LSBs is related to the analog input voltage by the integer value of the following expression:

$$
\text { Data }(\mathrm{LSBs})=\frac{256 A I N}{2 V_{R E F}}+0.5
$$

## SLEW RATE

Slew Rate is the maximum allowable rate of change of input signal such that the digital sample values are not in error. Slew $R$ ate limitations may restrict the analog signal bandwidth for full-scale analog signals below the bandwidth allowed from sampling theorem considerations.


Figure 3. Slow Memory Interface Timing Diagram

## TIMING AND CONTROL OF THE AD7575

The two logic inputs on the AD 7575, $\overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}}$, control both the starting of conversion and the reading of data from the part. A conversion is initiated by bringing both these control inputs LOW. T wo interface options then exist for reading the output data from the AD 7575. T hese are the Slow M emory Interface and ROM Interface and their operation is outlined below. It should be noted that the T P pin of the AD 7575 must be hardwired HIGH to ensure correct operation of the part. This pin is used in testing the device and should not be used as a feedthrough pin in double-sided printed circuit boards.

## SLOW MEMORY INTERFACE

The first interface option is intended for use with microprocessors which can be forced into a WAIT ST ATE for at least $5 \mu \mathrm{~s}$ (such as the 8085A). The microprocessor starts a conversion and is halted until the result of the conversion is read from the converter. C onversion is initiated by executing a memory READ to the AD 7575 address bringing $\overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}}$ LOW. $\overline{\text { BUSY }}$ subsequently goes LOW (forcing the microprocessor READY input LOW) placing the processor into a WAIT state. The input signal, which had been tracked by the analog input, is held on the third falling clock edge of the input clock after $\overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}}$ have gone LOW (see Figure 12). T he AD 7575 then performs a conversion on this acquired input signal value. When the conversion is complete ( $\overline{\mathrm{BUSY}}$ goes HIGH ), the processor completes the memory READ and acquires the newly-converted data. The timing diagram for this interface is shown in Figure 3.


Figure 4. AD7575 to 8085A-2 Slow Memory Interface

The major advantage of this interface is that it allows the microprocessor to start conversion, WAIT and then READ data with a single READ instruction. The fast conversion time of the AD 7575 ensures that the microprocessor is not placed in a WAIT state for an excessive amount of time.
F aster versions of many processors, including the 8085A-2, test the condition of the READY input very soon after the start of an instruction cycle. Therefore, $\overline{\text { BUSY }}$ of the AD 7575 must go LOW very early in the cycle for the READY input to be effective in forcing the processor into a WAIT state. When using the 8085A-2, the processor S0 status signal provides the earliest possible indication that a READ operation is about to occur. Hence, S0 (which is LOW for a READ cycle) provides the READ signal to the AD 7575. The connection diagram for the AD 7575 to 8085A-2 Slow-M emory interface is shown in Figure 4.

## ROM INTERFACE

The alternative interface option on the AD 7575 avoids placing the microprocessor into a WAIT state. In this interface, a conversion is started with the first READ instruction and the second READ instruction accesses the data and starts a second conversion. The timing diagram for this interface is shown in Figure 5. It is possible to avoid starting another conversion on the second READ (see below).
Conversion is initiated by executing a memory READ instruction to the AD 7575 address causing $\overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}}$ to go LOW. D ata is also obtained from the AD 7575 during this instruction. This is old data and may be disregarded if not required. $\overline{\text { BUSY }}$ goes LOW indicating that conversion is in progress and returns HIGH when conversion is complete. Once again the input signal is held on the third falling edge of the input clock after $\overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}}$ have gone LOW.
The $\overline{\text { BUSY }}$ line may be used to generate an interrupt to the microprocessor or monitored to indicate that conversion is complete. The processor then reads the newly-converted data. Alternatively, the delay between the convert start (first READ instruction) and the data READ (second READ instruction) must be at least as great as the AD 7575 conversion time. F or the AD 7575 to operate correctly in the ROM interface mode $\overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}}$ should not go LOW before $\overline{\mathrm{BUSY}}$ returns HIGH. N ormally, the second READ instruction starts another conversion as well as accessing the output data. H owever, if $\overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}}$ are brought LOW within one external clock period of $\overline{\text { BUSY }}$ going HIGH then a second conversion does not occur.


Figure 5. ROM Interface Timing Diagram

Figures 6 and 7 show connection diagrams for interfacing the AD 7575 in the ROM Interface mode. Figure 6 shows the AD 7575 interface to the 6502/6809 microprocessors while the connection diagram for interfacing to the Z-80 is shown in Figure 7.
As a result of its very fast interface timing the AD 7575 can also be interfaced to the D SP processor, the T M S32010. The AD 7575 will interface (within specifications) to the TM S32010 running at up to 18 M Hz but will typically work over the full clock frequency range of the TM S32010. Figure 8 shows the connection diagram for this interface. The AD 7575 is mapped at a port address. C onversion is initiated using an IN A, PA instruction where PA is the decoded port address for the AD 7575. The conversion result is obtained from the part using a second IN A, PA instruction and the resultant data is placed in the TM S32010 accumulator.
In many applications it is important that the signal sampling occurs at exactly equal intervals to minimize errors due to sampling uncertainty or jitter. The interfaces outlined previously require that for sampling at equidistant intervals the user must count clock cycles or match software delays. T his is especially difficult in interrupt driven systems where uncertainty in interrupt servicing delays would require that the AD 7575 would have to have priority interrupt status and even then redundant software delays may be necessary to equalize loop delays.
This problem can be overcome by using a real time clock to control the starting of conversion. This can be derived from the clock source used to drive the AD 7575 CLK pin. Since the sampling instant occurs three clock cycles after $\overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}}$ go LOW then the input signal sampling intervals are equidistant. The resultant data is placed in a FIFO latch which can be accessed by the microprocessor at its own rate whenever it requires the data. This ensures that data is not READ from the AD 7575 during a conversion. If a data READ is performed during a conversion, valid data from the previous conversion will be accessed but the conversion in progress may be interfered with and an incorrect result is likely.
If $\overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}}$ go LOW within 20 ns of a falling clock edge the AD 7575 may or may not see that falling edge as the first of the three falling clock edges to the sampling instant. In this case the sampling instant could vary by one clock period. If it is important to know the exact sampling instant, $\overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}}$ should not go LOW within 20 ns of a falling clock edge.


Figure 6. AD7575 to 6502/6809 ROM Interface


Figure 7. AD7575 to Z-80 ROM Interface


Figure 8. AD7575 to TMS32010 ROM Interface

## A SAMPLED-DATA INPUT

The AD 7575 makes use of a sampled-data comparator. The equivalent input circuit is shown in Figure 9. When a conversion starts, switch S1 is closed and the equivalent input capacitance is charged to $\mathrm{V}_{\text {IN }}$. With a switch resistance of typically $500 \Omega$ and an input capacitance of typically 2 pF the input time constant is 1 ns. Thus $\mathrm{C}_{\text {IN }}$ becomes charged to within $\pm 1 / 4 \mathrm{LSB}$ in 6.9 time constants or about 7 ns. Since the AD 7575 requires two input clock cycles (at a clock frequency of 4 M Hz ) before going into the compare mode, there is ample time for the input voltage to settle before the first comparator decision is made. Increasing the source resistance increases the settling time required. Input bypass capacitors placed directly at the analog input act to average the input charging currents. The average current flowing through any source impedance can cause full-scale errors.


Figure 9. AD7575 Equivalent Input Circuit

## REFERENCE INPUT

The reference input impedance on the AD 7575 is code dependent and varies by a ratio of approximately 3 -to-1 over the digital code range. The typical resistance range is from $6 \mathrm{k} \Omega$ to $18 \mathrm{k} \Omega$. As a result of the code dependent input impedance, the $\mathrm{V}_{\text {REF }}$ input must be driven from a low impedance source. Figure 10 shows how an AD 589 can be configured to produce a nominal reference voltage of +1.23 V .


Figure 10. Reference Circuit

## TRACK-AND-HOLD

The on-chip track-and-hold on the AD 7575 means that input signals with slew rates up to $386 \mathrm{mV} / \mu \mathrm{s}$ can be converted without error. T his corresponds to an input signal bandwidth of 50 kH z for a 2.46 V peak-to-peak sine wave. Figure 11 shows a typical plot of signal-to-noise ratio versus input frequency, over the input bandwidth of the AD 7575. The SN R figures are generated using a 200 kHz sampling frequency and the reconstructed sine wave passes through a filter with a cutoff frequency of 50 kHz .

The improvement in the SN R figures seen at the higher frequencies is due to the sharp cutoff of the filter ( 50 kH z , 8th order Chebyshev) used in the test circuit.


Figure 11. SNR vs. Input Frequency

The input signal is held on the third falling edge of the input clock after $\overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}}$ go LOW. This is indicated in Figure 12 for the Slow M emory Interface. In between conversions the input signal is tracked by the AD 7575 track-and-hold. Since the sampled signal is held on a small, on-chip capacitor it is advisable that the data bus be kept as quiet as possible during a conversion.


Figure 12a. Track-and-Hold (Slow Memory Interface) with External Clock


Figure 12b. Track-and-Hold (Slow Memory Interface) with Internal Clock

## INTERNAL/EXTERNAL CLOCK

The AD 7575 can be used with either its own internal clock or with an externally applied clock. In either case, the clock signal appearing at the CLK pin is divided internally by two to provide an internal clock signal for the AD 7575. A single conversion lasts for 20 input clock cycles (10 internal clock cycles).

## INTERNAL CLOCK

Clock pulses are generated by the action of the external capacitor ( $\mathrm{C}_{\mathrm{CLK}}$ ) charging through an external resistor ( $\mathrm{R}_{\mathrm{CLK}}$ ) and discharging through an internal switch. When a conversion is complete, the internal clock stops operating. In addition to conversion, the internal clock also controls the automatic internal reset of the SAR. T his reset occurs at the start of each conversion cycle during the first internal clock pulse.
Nominal conversion times versus temperature for the recommended $\mathrm{R}_{\text {CLK }}$ and $\mathrm{C}_{\text {CLK }}$ combination are shown in F igure 13.


Figure 13. Typical Conversion Times vs. Temperature Using Internal Clock
The internal clock is useful in that it provides a convenient clock source for the AD 7575. Due to process variations, the actual operating frequency for this $\mathrm{R}_{\text {CLK }} / \mathrm{C}_{\text {CLK }}$ combination can vary from device to device by up to $\pm 50 \%$. F or this reason it is recommended that an external clock be used in the following situations;

1. Applications requiring a conversion time which is within $50 \%$ of $5 \mu$ s, the minimum conversion time for specified accuracy. A clock frequency of 4 M Hz at the CLK pin gives a conversion time of $5 \mu \mathrm{~s}$.
2. Applications where time related software constraints cannot accommodate time differences which may occur due to unit to unit clock frequency variations or temperature.

## EXTERNAL CLOCK

The CLK input of the AD 7575 may be driven directly from 74 HC, 4000B series buffers (such as 4049) or from LS TTL with a $5.6 \mathrm{k} \Omega$ pull-up resistor. When conversion is complete, the internal clock is disabled even if the external clock is still applied. T his means that the external clock can continue to run between conversions without being disabled. The mark/space ratio of the external clock can vary from 70/30 to 30/70.
The AD 7575 is specified for operation at a $5 \mu \mathrm{~s}$ conversion rate with a 4 M Hz input clock frequency. If the part is operated at slower clock frequencies, it may result in slightly degraded accuracy performance from the part. This is a result of leakage effects on the hold capacitor. Figure 14 shows a typical plot of accuracy versus conversion time for the AD 7575.


Figure 14. Accuracy vs. Conversion Time

## UNIPOLAR OPERATION

The basic operation for the AD 7575 is in the unipolar single supply mode. Figure 15 shows the circuit connections to achieve this while the nominal transfer characteristic for unipolar operation is given in Figure 16. Since the offset and full-scale errors on the AD 7575 are very small, in many cases it will not be necessary to adjust out these errors. If calibration is required the procedure is as follows:

## Offset Adjust

Offset error adjustment in single-supply systems is easily achievable by means of the offset null facility of an op amp when used as a voltage follower for the analog input signal, AIN. The op amp chosen should be able to operate from a single supply and allow a common-mode input voltage range that includes 0 V (e.g., TLC 271). To adjust for zero offset the input signal source is set to +4.8 mV (i.e., $1 / 2$ LSB) while the op amp offset is varied until the ADC output code flickers between $000 \ldots 00$ and $000 \ldots 01$.

## Full-Scale Adjust

The full scale or gain adjustment is made by forcing the analog input AIN to +2.445 V (i.e., Full-Scale Voltage $-3 / 2 \mathrm{LSB}$ ). T he magnitude of the reference voltage is then adjusted until the ADC output code flickers between 111 . . . 10 and 111. . . 11 .


Figure 15. AD7575 Unipolar Configuration


Figure 16. Nominal Transfer Characteristic for Unipolar Operation

## BIPOLAR OPERATION

The circuit of Figure 17 shows how the AD 7575 can be configured for bipolar operation. T he output code provided by the AD 7575 is offset binary. The analog input voltage range is $\pm 5 \mathrm{~V}$, although the voltage appearing at the AIN pin of the AD 7575 is in the range 0 V to +2.46 V . Figure 18 shows the transfer function for bipolar operation. The LSB size is now 39.06 mV . Calibration of the bipolar operation is outlined below. Once again, because the errors are small it may not be necessary to adjust them. To maintain specified performance without the calibration all resistors should be $0.1 \%$ tolerance with R4 and R5 replaced by one $3.3 \mathrm{k} \Omega$ resistor and R2 and R3 replaced by one $2.5 \mathrm{k} \Omega$ resistor.

## Offset Adjust

Offset error adjustment is achieved by applying an analog input voltage of $-4.9805 \mathrm{~V}(-\mathrm{FS}+1 / 2 \mathrm{LSB})$. Resistor R 3 is then adjusted until the output code flickers between 000 . . . 00 and 000 ... 01.

## Full-Scale Adjust

Full-scale or gain adjustment is made by applying an analog input voltage of $+4.9414 \mathrm{~V}(+\mathrm{FS}-3 / 2 \mathrm{LSB})$. Resistor R 4 is then adjusted until the output code flickers between 111 . . . 10 and 111. . . 11.


Figure 17. AD7575 Bipolar Configuration


Figure 18. Nominal Transfer Characteristic for Bipolar Operation

## AD7575

## APPLICATION HINTS

1. NOISE: Both the input signal lead to AIN, and the signal return lead from AG ND should be kept as short as possible to minimize input-noise coupling. In applications where this is not possible, either a shielded cable or a twisted pair transmission line between source and ADC is recommended. Also, since any potential difference in grounds between the signal source and ADC appears as an error voltage in series with the input signal, attention should be paid to reducing the ground circuit impedance as much as possible. In general, the source resistance should be kept below $2 \mathrm{k} \Omega$. L arger values of source resistance can cause undesired system noise pickup.
2. PROPER LAYOUT: Layout for a printed circuit board should ensure that digital and analog lines are kept separated as much as possible. In particular, care should be taken not to run any digital track alongside an analog signal track. Both the analog input and the reference input should be screened by AG ND. A single point analog ground which is separate from the logic system ground should be established at or near the AD 7575. This single point analog ground subsystem should be connected to the digital system ground by a single-track connection only. Any reference bypass capacitors, analog input filter capacitors or input signal shielding should be returned to the analog ground point.

## AD7575 WITH AD589 REFERENCE

The AD 7575 8-bit A/D converter features a total unadjusted error specification over its entire operating temperature range. This total unadjusted error includes all errors in the A/D con-verter-offset, full scale and linearity. The one feature not provided on the AD 7575 is a voltage reference. This section discusses the use of the AD 589 bandgap reference with the AD 7575 and gives the combined reference and ADC error budget over the full operating temperature range. This allows the user to compare the combined AD 589/AD 7575 errors to AD C s whose specifications include on-chip references.

T wo distinct application areas exist. The first is where the reference voltage and the analog input voltage are derived from the same source. In other words, if the reference voltage varies, the analog input voltage range varies by a ratioed amount. In this case the user is not worried about the absolute value of the reference voltage. The second case is where changes in the reference voltage are not matched by changes in the analog input voltage range. Here, the absolute value of the reference voltage and its drift over temperature are of prime importance. Both applications are discussed below.
If the analog input range varies with the reference voltage then the part is said to be operating ratiometrically. T his is representative of many applications. If the reference is on-chip and the user does not have access to it then it is not possible to get ratiometric operation. Since the AD 7575 uses an external reference, it can be used in ratiometric applications. H owever, because the part is specified with a reference of $+1.23 \mathrm{~V} \pm 5 \%$ then the voltage range for ratiometric operation is limited.

The error analysis over temperature of ratiometric applications is different from nonratiometric ones. Since the reference and analog input voltage range are ratioed to each other, temperature variations in the reference are matched by variations in the analog input range. Therefore, the AD 589 contributes no additional errors over temperature to the system errors and the combined total unadjusted error specification for the AD 589 and AD7575 is as per the total unadjusted error specification in this data sheet.
With nonratiometric applications, however, the analog input range stays the same if the reference varies and a full-scale error is introduced. The amount which the reference varies determines the amount of error introduced. T he AD 589 is graded on temperature coefficient and therefore selection of different grades allows the user to tailor the amount of error introduced to suit the system requirements. The reference voltage from the AD 589 can lie between 1.2 V and 1.25 V . T his reference voltage can be adjusted for the desired full-scale voltage range using the circuit outlined in Figure 19. For example, if an analog input voltage range of 0 V to +2.46 V is required, the reference should be adjusted to +1.23 V . Once the reference is adjusted to the desired value at $25^{\circ} \mathrm{C}$ the total error is as per the total unadjusted error specification on the AD 7575 specification pages. ( $T$ o reduce this even further, offset and full-scale errors of the AD 7575 can be adjusted out using the calibration procedure outlined in this data sheet.)


Figure 19. Reference Adjust Circuit
H owever, it is as the temperature varies from $25^{\circ} \mathrm{C}$ that the AD 589 starts to introduce errors. The typical temperature characteristics of the AD 589 are shown in Figure 20. The temperature coefficients (TCs) represent the slopes of the diagonals of the error band from $+25^{\circ} \mathrm{C}$ to $\mathrm{T}_{\text {MIN }}$ and $+25^{\circ} \mathrm{C}$ to $\mathrm{T}_{\text {max. }}$. The AD 589 TC is specified in ppm/ ${ }^{\circ} \mathrm{C}$ max and is offered in four different grades.


Figure 20. Typical AD589 Temperature Characteristics
The effect which the TC has on the system error is that it introduces a full-scale error in the ADC. This in turn affects the total unadjusted error specification. For example, using the AD 589 KH with a $50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max TC the change in reference voltage from $25^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ is going to be from 1.23 V to 1.22724 V , a change of -2.76 mV . This results in a change in the full-scale range of the ADC of -5.52 mV , since the full-scale range on the AD 7575 is $2 \mathrm{~V}_{\text {REF }}$. Since the LSB size for the AD 7575 is 9.61 mV this means that the AD 589 introduces an additional full-scale error of -0.57 LSBs on top of the existing full-scale error specification for the ADC. Since the total unadjusted error specification for the ADC includes the full-scale error, there is also a corresponding increase in the total unadjusted error of -0.57 LSBs . The change in reference voltage at $0^{\circ} \mathrm{C}$ is -1.5 mV , resulting in a full-scale change of -3 mV or -0.31 LSBs worth of full-scale error. T able I shows the amount of additional total unadjusted error which is introduced by the temperature variation of the AD 589, for different grades and for different temperature ranges. This table only applies to nonratiometric applications since the temperature variation of the reference does not affect the system error in ratiometric applications as outlined earlier. It shows the amount of error introduced over $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$, for a system in which the reference has been adjusted to the desired value at $25^{\circ} \mathrm{C}$. The final or right-most column of the table gives the total combined error for the AD 589 and the top grade AD 7575.

Taking the $25^{\circ} \mathrm{C}$ measurement as the starting point, the full-scale error introduced is always in the negative direction whether the temperature goes to $\mathrm{T}_{\text {MIN }}$ or $\mathrm{T}_{\text {MAX }}$. T his can be seen from the AD 589 temperature characteristic shown in Figure 20 . If the reference voltage is adjusted for 1.23 V at $45^{\circ} \mathrm{C}$ (for the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range) and $75^{\circ} \mathrm{C}$ (for the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ range) the magnitude of the error introduced is reduced since it is distributed in both the positive and negative directions. Alternatively, this can be achieved, not by adjusting at these temperatures which would be impractical, but by adjusting the reference to 1.231 V instead of 1.23 V (for the extended temperature range) at $25^{\circ} \mathrm{C}$. T his has the required effect of distributing the plot of Figure 20 more evenly about the desired value.

An additional error source is the mismatch between the temperature coefficients (TCs) of the $10 \mathrm{k} \Omega$ and $1 \mathrm{k} \Omega$ resistors in the feedback loop of the T L C 271. If these resistors have $\pm 50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ absolute TCs then the worst case difference in drift between both resistors is $100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$. From $+25^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ this introduces a worst case shift of 1.22 mV which results in an additional full-scale error of 0.25 LSB . If $\pm 25 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ resistors are used, then the worst case error is 0.13 LSB . Over the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range the $\pm 50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ resistors introduce an additional full-scale error of 0.11 LSB . All these errors are worst case and assume that the resistance values drift in opposite directions. In practice resistors of the same type and from the same manufacturer would drift in the same direction and hence the above error would be considerably reduced. An additional error source is the offset drift of the T LC 271. This is only significant over the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ range and even in this case it contributes $<0.1 \mathrm{LSB}$ worth of full-scale error.
The error outlined in the right-hand column of T able I is a total unadjusted error specification excluding resistor and offset drift (the effect of these can be controlled by the user). It consists of errors from two error sources; $a \pm$ I LSB contribution from the AD 7575 (including full-scale, offset and relative accuracy errors) and the remainder is a full-scale error introduced by the AD 589. It is important to note that the variation of the AD 589 voltage only introduces a full-scale error and that the relative accuracy (or endpoint nonlinearity) of the system, with a top grade AD 7575 , is still $\pm 1 / 2$ LSB (i.e., 8 -bits accurate).

Table I. AD 589/AD 7575 Error over Temperature (Nonratiometric Applications)

| AD589 <br> Grade | Temperature Range | Full-Scale Error Introduced by AD589 @ TMAX $_{\text {M }}$ <br> (Worst Case) | Combined Worst Case AD589/AD 7575 <br> T.U.E. @ T MAX |
| :---: | :---: | :---: | :---: |
| AD 589JH | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | -1.15 LSB | -2.15 LSB |
| AD589K H | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | -0.57 LSB | -1.57 LSB |
| AD 589L H | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | -0.29 LSB | -1.29 LSB |
| AD 589M H | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | -0.115 LSB | -1.115 LSB |
| AD 589SH | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | -2.56 LSB | -3.56 LSB |
| AD 589TH | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | -1.28 LSB | -2.28 LSB |
| AD 589UH | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | -0.64 LSB | -1.64 LSB |

[^1]
## OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).


20-Lead PLCC (Suffix P)


18-Pin Cerdip (Suffix Q)


20-Terminal LCCC (Suffix E)



[^0]:    Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

[^1]:    *Excluding resistor and offset drift.

